{"id":"https://openalex.org/W2082120371","doi":"https://doi.org/10.1155/1994/39791","title":"Integrated Test Solutions for a System DesignEnvironment","display_name":"Integrated Test Solutions for a System DesignEnvironment","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W2082120371","doi":"https://doi.org/10.1155/1994/39791","mag":"2082120371"},"language":"en","primary_location":{"id":"doi:10.1155/1994/39791","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/39791","pdf_url":"https://downloads.hindawi.com/archive/1994/039791.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1994/039791.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063608429","display_name":"Kevin Kornegay","orcid":"https://orcid.org/0000-0002-5233-0154"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin T. Kornegay","raw_affiliation_strings":["EECS Department, University of California, Berkeley, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EECS Department, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087529266","display_name":"R.W. Brodersen","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert W. Brodersen","raw_affiliation_strings":["EECS Department, University of California, Berkeley, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EECS Department, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17868505,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":"4","first_page":"345","last_page":"357"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.9038642644882202},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.7619519829750061},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6899110674858093},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6150175929069519},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5283960700035095},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.5245243310928345},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5243375897407532},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5147169232368469},{"id":"https://openalex.org/keywords/pace","display_name":"Pace","score":0.4373050332069397},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4079747498035431},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.396234929561615},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3305218517780304},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3277643322944641},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.2735164165496826},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2539999485015869},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.151790052652359},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1501050889492035},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13866394758224487}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.9038642644882202},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.7619519829750061},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6899110674858093},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6150175929069519},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5283960700035095},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.5245243310928345},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5243375897407532},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5147169232368469},{"id":"https://openalex.org/C2777526511","wikidata":"https://www.wikidata.org/wiki/Q691543","display_name":"Pace","level":2,"score":0.4373050332069397},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4079747498035431},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.396234929561615},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3305218517780304},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3277643322944641},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.2735164165496826},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2539999485015869},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.151790052652359},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1501050889492035},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13866394758224487},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/1994/39791","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/39791","pdf_url":"https://downloads.hindawi.com/archive/1994/039791.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/1994/39791","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/39791","pdf_url":"https://downloads.hindawi.com/archive/1994/039791.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2082120371.pdf","grobid_xml":"https://content.openalex.org/works/W2082120371.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1571010378","https://openalex.org/W1580093467","https://openalex.org/W1980752348","https://openalex.org/W1990381478","https://openalex.org/W2024736083","https://openalex.org/W2028504835","https://openalex.org/W2066974842","https://openalex.org/W2104298424","https://openalex.org/W2109678242","https://openalex.org/W2111189307","https://openalex.org/W2139911110","https://openalex.org/W2140966453","https://openalex.org/W2145453157","https://openalex.org/W2158217798","https://openalex.org/W4231486519","https://openalex.org/W6634196186","https://openalex.org/W6645396727","https://openalex.org/W6656239027","https://openalex.org/W6676363538","https://openalex.org/W6908272324"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2150046587","https://openalex.org/W2354946480","https://openalex.org/W2164349885","https://openalex.org/W4248272744","https://openalex.org/W2101025877","https://openalex.org/W1537094048","https://openalex.org/W2125133357","https://openalex.org/W2373135325","https://openalex.org/W2082120371"],"abstract_inverted_index":{"While":[0],"the":[1],"performance,":[2],"density,":[3],"and":[4,27,53,63,82,88,103],"complexity":[5],"of":[6,79,94],"application\u2010specific":[7,68],"systems":[8,69],"increase":[9],"at":[10],"a":[11,48,60,74,77],"rapid":[12],"pace,":[13],"equivalent":[14],"advances":[15],"are":[16],"not":[17],"being":[18],"made":[19],"in":[20],"making":[21],"them":[22],"more":[23],"easily":[24],"testable,":[25],"diagnosable,":[26],"maintainable.":[28],"Even":[29],"though":[30],"testability":[31,61,95],"bus":[32],"standards,":[33],"like":[34],"JTAG":[35],"Boundary":[36],"Scan,":[37],"have":[38],"been":[39],"developed":[40],"to":[41,56],"help":[42],"eliminate":[43],"these":[44,86],"costs,":[45],"there":[46],"exists":[47],"need":[49],"for":[50,67,91],"efficient":[51],"hardware":[52,64,80],"software":[54,89],"tools":[55,90],"support":[57,65,85],"them.":[58],"Hence,":[59],"design":[62],"environment":[66],"is":[70],"described":[71],"which":[72],"provides":[73],"designer":[75],"with":[76],"set":[78],"modules":[81],"circuitry,":[83],"that":[84],"standards":[87],"automatic":[92,100],"incorporation":[93],"hardware,":[96],"as":[97,99],"well":[98],"test":[101,104],"vector":[102],"program":[105],"generation.":[106]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}