{"id":"https://openalex.org/W2053468239","doi":"https://doi.org/10.1155/1994/20983","title":"On the Minimum Density Interconnection TreeProblem","display_name":"On the Minimum Density Interconnection TreeProblem","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W2053468239","doi":"https://doi.org/10.1155/1994/20983","mag":"2053468239"},"language":"en","primary_location":{"id":"doi:10.1155/1994/20983","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/20983","pdf_url":"https://downloads.hindawi.com/archive/1994/020983.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/1994/020983.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113656006","display_name":"Charles J. Alpert","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"C. J. Alpert","raw_affiliation_strings":["cs Dept., University of California at Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"cs Dept., University of California at Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016776689","display_name":"Jason Cong","orcid":"https://orcid.org/0000-0003-2887-6963"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Cong","raw_affiliation_strings":["cs Dept., University of California at Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"cs Dept., University of California at Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. B. Kahng","raw_affiliation_strings":["cs Dept., University of California at Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"cs Dept., University of California at Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027603986","display_name":"Gabriel Robins","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Robins","raw_affiliation_strings":["CS Dept., University of Virginia, USA"],"affiliations":[{"raw_affiliation_string":"CS Dept., University of Virginia, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078132977","display_name":"Majid Sarrafzadeh","orcid":"https://orcid.org/0000-0001-8407-8689"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Sarrafzadeh","raw_affiliation_strings":["EECS Dept., Northwestern University, USA"],"affiliations":[{"raw_affiliation_string":"EECS Dept., Northwestern University, USA","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5113656006"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.5292,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67191001,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":"2","first_page":"157","last_page":"169"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10720","display_name":"Complexity and Algorithms in Graphs","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.8250912427902222},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7347398400306702},{"id":"https://openalex.org/keywords/minimum-spanning-tree","display_name":"Minimum spanning tree","score":0.7172825336456299},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6841727495193481},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5894133448600769},{"id":"https://openalex.org/keywords/spanning-tree","display_name":"Spanning tree","score":0.5817630887031555},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.550740659236908},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.47233477234840393},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.46426820755004883},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.46014392375946045},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4440328776836395},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.43293625116348267},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.43280303478240967},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3006370961666107},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.20963621139526367},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.17804396152496338}],"concepts":[{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.8250912427902222},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7347398400306702},{"id":"https://openalex.org/C13743678","wikidata":"https://www.wikidata.org/wiki/Q240464","display_name":"Minimum spanning tree","level":2,"score":0.7172825336456299},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6841727495193481},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5894133448600769},{"id":"https://openalex.org/C64331007","wikidata":"https://www.wikidata.org/wiki/Q831672","display_name":"Spanning tree","level":2,"score":0.5817630887031555},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.550740659236908},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.47233477234840393},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.46426820755004883},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.46014392375946045},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4440328776836395},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.43293625116348267},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.43280303478240967},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3006370961666107},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.20963621139526367},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.17804396152496338},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1155/1994/20983","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/20983","pdf_url":"https://downloads.hindawi.com/archive/1994/020983.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.31.7489","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.31.7489","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ballade.cs.ucla.edu/~cong/papers/jvlsi94_minden.ps.Z","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.51.8301","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.51.8301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://vlsicad.cs.ucla.edu/papers/journal/j14.ps","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1155/1994/20983","is_oa":true,"landing_page_url":"https://doi.org/10.1155/1994/20983","pdf_url":"https://downloads.hindawi.com/archive/1994/020983.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2053468239.pdf","grobid_xml":"https://content.openalex.org/works/W2053468239.grobid-xml"},"referenced_works_count":31,"referenced_works":["https://openalex.org/W1507707340","https://openalex.org/W1515275965","https://openalex.org/W1544310393","https://openalex.org/W1940299996","https://openalex.org/W1972875213","https://openalex.org/W1975140409","https://openalex.org/W1976477084","https://openalex.org/W1976809588","https://openalex.org/W2006673860","https://openalex.org/W2014068360","https://openalex.org/W2022266599","https://openalex.org/W2027506564","https://openalex.org/W2029565994","https://openalex.org/W2044935944","https://openalex.org/W2087275089","https://openalex.org/W2106718857","https://openalex.org/W2140055763","https://openalex.org/W2140367260","https://openalex.org/W2141790567","https://openalex.org/W2144677702","https://openalex.org/W2148609278","https://openalex.org/W2151730823","https://openalex.org/W2172222998","https://openalex.org/W3148632216","https://openalex.org/W4254807835","https://openalex.org/W4300640952","https://openalex.org/W4301884286","https://openalex.org/W6602965650","https://openalex.org/W6605554402","https://openalex.org/W6688659703","https://openalex.org/W6824598130"],"related_works":["https://openalex.org/W4236115276","https://openalex.org/W2156728385","https://openalex.org/W1736241556","https://openalex.org/W2418231958","https://openalex.org/W2099915933","https://openalex.org/W2039706936","https://openalex.org/W3116169590","https://openalex.org/W1703428550","https://openalex.org/W4380840098","https://openalex.org/W2044443696"],"abstract_inverted_index":{"We":[0,36],"discuss":[1],"a":[2,71,85,99],"new":[3],"minimum":[4,91],"density":[5,92],"objective":[6,93],"for":[7,41,84],"spanning":[8,44],"and":[9,32,46,65],"Steiner":[10],"tree":[11,63,107],"constructions.":[12],"This":[13],"formulation":[14],"is":[15,23],"motivated":[16],"by":[17],"the":[18,28,90],"minimum\u2010area":[19],"layout":[20],"objective,":[21],"which":[22,76],"best":[24],"achieved":[25],"through":[26],"balancing":[27],"usage":[29],"of":[30,57,81,101],"horizontal":[31],"vertical":[33],"routing":[34,130],"resources.":[35],"present":[37],"two":[38],"efficient":[39],"heuristics":[40],"constructing":[42],"low\u2010density":[43],"trees":[45],"prove":[47],"that":[48,125],"their":[49],"outputs":[50],"are":[51,131],"on":[52],"average":[53],"within":[54],"small":[55],"constants":[56],"optimal":[58],"with":[59,98,115],"respect":[60,116],"to":[61,117,127],"both":[62],"cost":[64],"density.":[66],"Our":[67],"proof":[68],"techniques":[69],"suggest":[70,124],"non\u2010uniform":[72],"lower":[73],"bound":[74],"schema":[75],"can":[77,94],"afford":[78],"tighter":[79],"estimates":[80],"solution":[82,113],"quality":[83,114],"given":[86],"problem":[87],"instance.":[88],"Furthermore,":[89],"be":[95],"transparently":[96],"combined":[97],"number":[100],"previous":[102,119],"interconnection":[103],"objectives":[104],"(e.g.,":[105],"minimizing":[106],"radius":[108],"or":[109],"skew)":[110],"without":[111],"affecting":[112],"these":[118],"metrics.":[120],"Extensive":[121],"simulation":[122],"results":[123],"applications":[126],"VLSI":[128],"global":[129],"promising.":[132]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}