{"id":"https://openalex.org/W2014859308","doi":"https://doi.org/10.1147/rd.385.0621","title":"Implementation of the PowerPC 601 microprocessor","display_name":"Implementation of the PowerPC 601 microprocessor","publication_year":1994,"publication_date":"1994-09-01","ids":{"openalex":"https://openalex.org/W2014859308","doi":"https://doi.org/10.1147/rd.385.0621","mag":"2014859308"},"language":"en","primary_location":{"id":"doi:10.1147/rd.385.0621","is_oa":false,"landing_page_url":"https://doi.org/10.1147/rd.385.0621","pdf_url":null,"source":{"id":"https://openalex.org/S4210219925","display_name":"IBM Journal of Research and Development","issn_l":"0018-8646","issn":["0018-8646","2151-8556"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320652","host_organization_name":"IBM","host_organization_lineage":["https://openalex.org/P4310320652"],"host_organization_lineage_names":["IBM"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IBM Journal of Research and Development","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048391221","display_name":"T. Brodnax","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143979","display_name":"Systems Technology (United States)","ror":"https://ror.org/04cv8g472","country_code":"US","type":"company","lineage":["https://openalex.org/I4210143979"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. B. Brodnax","raw_affiliation_strings":["IBM Systems Technology & Architecture Division, 11400 Burnet Road, Austin, Texas 78758, USA","IBM Systems Technology and Architecture Division, 11400 Burnet Road, Austin, Texas 78758, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems Technology & Architecture Division, 11400 Burnet Road, Austin, Texas 78758, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Systems Technology and Architecture Division, 11400 Burnet Road, Austin, Texas 78758, USA","institution_ids":["https://openalex.org/I4210143979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058969471","display_name":"Roger Billings","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143979","display_name":"Systems Technology (United States)","ror":"https://ror.org/04cv8g472","country_code":"US","type":"company","lineage":["https://openalex.org/I4210143979"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. V. Billings","raw_affiliation_strings":["IBM Systems Technology & Architecture Division, 11400 Burnet Road, Austin, Texas 78758, USA","IBM Systems Technology and Architecture Division, 11400 Burnet Road, Austin, Texas 78758, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems Technology & Architecture Division, 11400 Burnet Road, Austin, Texas 78758, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Systems Technology and Architecture Division, 11400 Burnet Road, Austin, Texas 78758, USA","institution_ids":["https://openalex.org/I4210143979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023902690","display_name":"S. C. Glenn","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. C. Glenn","raw_affiliation_strings":["IBM RISC System/6000 Division, 11400 Burnet Road, Austin, Texas 78758, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM RISC System/6000 Division, 11400 Burnet Road, Austin, Texas 78758, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110232359","display_name":"Parth Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. T. Patel","raw_affiliation_strings":["IBM RISC System/6000 Division, 11400 Burnet Road, Austin, Texas 78758, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM RISC System/6000 Division, 11400 Burnet Road, Austin, Texas 78758, USA","institution_ids":["https://openalex.org/I4210156936"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5046,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.8304442,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"38","issue":"5","first_page":"621","last_page":"632"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.9852284789085388},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7849588394165039},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.76185142993927},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.6545982956886292},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6367416381835938},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5349944829940796},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5128331780433655},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3207855820655823},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15141069889068604}],"concepts":[{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.9852284789085388},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7849588394165039},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.76185142993927},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.6545982956886292},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6367416381835938},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5349944829940796},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5128331780433655},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3207855820655823},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15141069889068604}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1147/rd.385.0621","is_oa":false,"landing_page_url":"https://doi.org/10.1147/rd.385.0621","pdf_url":null,"source":{"id":"https://openalex.org/S4210219925","display_name":"IBM Journal of Research and Development","issn_l":"0018-8646","issn":["0018-8646","2151-8556"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320652","host_organization_name":"IBM","host_organization_lineage":["https://openalex.org/P4310320652"],"host_organization_lineage_names":["IBM"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IBM Journal of Research and Development","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2139473030","https://openalex.org/W2153274745","https://openalex.org/W2158922460"],"related_works":["https://openalex.org/W2127399338","https://openalex.org/W2053532302","https://openalex.org/W2147297306","https://openalex.org/W1854252461","https://openalex.org/W2185351929","https://openalex.org/W2983079487","https://openalex.org/W2983230882","https://openalex.org/W2068921804","https://openalex.org/W1987507140","https://openalex.org/W2512308948"],"abstract_inverted_index":{"To":[0],"produce":[1],"a":[2,7,18,47,55,64,79,99,126],"marketable":[3],"PowerPC\u2122":[4],"microprocessor":[5,44],"on":[6],"short":[8],"development":[9],"schedule,":[10],"the":[11,41,67,72,85,112,132],"logic":[12],"had":[13,89],"to":[14,22,90,121,125],"be":[15,91],"designed":[16],"in":[17,110,115],"manner":[19],"flexible":[20,82],"enough":[21],"allow":[23],"quick":[24],"modifications":[25],"without":[26],"sacrificing":[27],"high":[28],"performance":[29],"and":[30,58,84,114],"density":[31,87],"when":[32],"customized":[33],"cells":[34],"were":[35],"required.":[36],"This":[37],"was":[38,52,103],"accomplished":[39],"for":[40,54,60,71,93,135],"PowerPC":[42],"601\u2122":[43],"(601)":[45],"with":[46],"high-level":[48],"design-language":[49],"description,":[50],"which":[51,105],"synthesized":[53],"gate-level":[56],"implementation":[57],"simulated":[59],"functional":[61],"verification.":[62],"In":[63],"similar":[65],"way,":[66],"physical":[68,129],"design":[69],"strategy":[70,102],"601":[73],"struck":[74],"an":[75],"attractive":[76],"balance":[77],"between":[78],"highly":[80],"automated,":[81],"floorplan":[83],"additional":[86,136],"that":[88],"available":[92],"limited,":[94],"well-conceived":[95],"manual":[96],"placements.":[97],"Finally,":[98],"rigorous":[100],"test":[101],"implemented,":[104],"has":[106],"proved":[107],"very":[108],"useful":[109],"analyzing":[111],"processor":[113],"assembling":[116],"601-based":[117],"systems.":[118],"Careful":[119],"adherence":[120],"this":[122],"methodology":[123],"led":[124],"successful":[127],"first-pass":[128],"implementation,":[130],"leaving":[131],"second":[133],"iteration":[134],"customer":[137],"requests.":[138]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}