{"id":"https://openalex.org/W2808683522","doi":"https://doi.org/10.1147/jrd.2018.2846159","title":"IBM POWER9 memory architectures for optimized systems","display_name":"IBM POWER9 memory architectures for optimized systems","publication_year":2018,"publication_date":"2018-06-12","ids":{"openalex":"https://openalex.org/W2808683522","doi":"https://doi.org/10.1147/jrd.2018.2846159","mag":"2808683522"},"language":"en","primary_location":{"id":"doi:10.1147/jrd.2018.2846159","is_oa":false,"landing_page_url":"https://doi.org/10.1147/jrd.2018.2846159","pdf_url":null,"source":{"id":"https://openalex.org/S4210219925","display_name":"IBM Journal of Research and Development","issn_l":"0018-8646","issn":["0018-8646","2151-8556"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320652","host_organization_name":"IBM","host_organization_lineage":["https://openalex.org/P4310320652"],"host_organization_lineage_names":["IBM"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IBM Journal of Research and Development","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014040019","display_name":"William J. Starke","orcid":"https://orcid.org/0000-0002-5668-585X"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"W. J. Starke","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008599694","display_name":"J. S. Dodson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. S. Dodson","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014845043","display_name":"Jeffrey Stuecheli","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Stuecheli","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090269041","display_name":"E. Retter","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Retter","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060594577","display_name":"B. W. Michael","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. W. Michael","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102306821","display_name":"Sandra Powell","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. J. Powell","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5076228686","display_name":"J. A. Marcella","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. A. Marcella","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5014040019"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0099,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.74028355,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"62","issue":"4/5","first_page":"3:1","last_page":"3:13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7679044008255005},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.7646507024765015},{"id":"https://openalex.org/keywords/chipset","display_name":"Chipset","score":0.6922494173049927},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6860628128051758},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6027774214744568},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5610119104385376},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5390121340751648},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.49093344807624817},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.35963910818099976},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.07070749998092651},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.06592199206352234}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7679044008255005},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.7646507024765015},{"id":"https://openalex.org/C73431340","wikidata":"https://www.wikidata.org/wiki/Q182656","display_name":"Chipset","level":3,"score":0.6922494173049927},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6860628128051758},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6027774214744568},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5610119104385376},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5390121340751648},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.49093344807624817},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35963910818099976},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.07070749998092651},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.06592199206352234},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1147/jrd.2018.2846159","is_oa":false,"landing_page_url":"https://doi.org/10.1147/jrd.2018.2846159","pdf_url":null,"source":{"id":"https://openalex.org/S4210219925","display_name":"IBM Journal of Research and Development","issn_l":"0018-8646","issn":["0018-8646","2151-8556"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320652","host_organization_name":"IBM","host_organization_lineage":["https://openalex.org/P4310320652"],"host_organization_lineage_names":["IBM"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IBM Journal of Research and Development","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1969835518","https://openalex.org/W2612387305","https://openalex.org/W2811111775","https://openalex.org/W2830736653","https://openalex.org/W2884199665","https://openalex.org/W2891563176","https://openalex.org/W2892322665"],"related_works":["https://openalex.org/W2361454123","https://openalex.org/W2385247776","https://openalex.org/W2127916158","https://openalex.org/W2100196563","https://openalex.org/W1553497204","https://openalex.org/W2106546050","https://openalex.org/W2077105843","https://openalex.org/W2770465587","https://openalex.org/W2086716781","https://openalex.org/W2022510519"],"abstract_inverted_index":{"The":[0],"IBM":[1],"POWER9":[2],"processor":[3],"chipset":[4],"provides":[5],"a":[6,19,28],"variety":[7],"of":[8,36,69],"system":[9,17,44],"memory":[10,40,101],"architecture":[11],"interfaces":[12],"to":[13],"enable":[14],"highly":[15,24],"differentiated":[16],"offerings:":[18],"high":[20,22],"bandwidth,":[21],"capacity,":[23],"reliable,":[25],"buffered":[26],"architecture;":[27,33],"compute-density-optimized":[29],"direct":[30],"DDR":[31],"attach":[32],"heterogeneous":[34],"integration":[35],"graphics":[37],"processing":[38],"unit":[39],"into":[41],"the":[42,61,74,84],"host":[43],"memory;":[45],"and":[46,60,77,87],"an":[47],"agnostic,":[48],"flexibly":[49],"attached":[50],"SCM":[51],"architecture.":[52],"In":[53],"this":[54],"paper,":[55],"we":[56,89],"explore":[57,73],"these":[58,100],"architectures":[59],"targeted":[62],"optimizations":[63],"they":[64],"provide":[65],"for":[66],"various":[67],"classes":[68],"workloads.":[70],"We":[71],"also":[72],"development":[75],"synergies":[76],"semiconductor":[78],"physical":[79],"design":[80],"tradeoffs":[81],"associated":[82],"with":[83],"varying":[85],"implementations,":[86],"finally,":[88],"describe":[90],"several":[91],"hypothetical":[92],"systems":[93],"that":[94],"could":[95],"be":[96],"constructed":[97],"by":[98],"utilizing":[99],"architectures.":[102]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}