{"id":"https://openalex.org/W1969835518","doi":"https://doi.org/10.1147/jrd.2014.2376131","title":"The cache and memory subsystems of the IBM POWER8 processor","display_name":"The cache and memory subsystems of the IBM POWER8 processor","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W1969835518","doi":"https://doi.org/10.1147/jrd.2014.2376131","mag":"1969835518"},"language":"en","primary_location":{"id":"doi:10.1147/jrd.2014.2376131","is_oa":false,"landing_page_url":"https://doi.org/10.1147/jrd.2014.2376131","pdf_url":null,"source":{"id":"https://openalex.org/S4210219925","display_name":"IBM Journal of Research and Development","issn_l":"0018-8646","issn":["0018-8646","2151-8556"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320652","host_organization_name":"IBM","host_organization_lineage":["https://openalex.org/P4310320652"],"host_organization_lineage_names":["IBM"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IBM Journal of Research and Development","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014040019","display_name":"William J. Starke","orcid":"https://orcid.org/0000-0002-5668-585X"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"W. J. Starke","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014845043","display_name":"Jeffrey Stuecheli","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Stuecheli","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057908129","display_name":"David Daly","orcid":"https://orcid.org/0000-0001-9678-3721"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. M. Daly","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008599694","display_name":"J. S. Dodson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. S. Dodson","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067461851","display_name":"Florian Auernhammer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Auernhammer","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044684258","display_name":"Patricia Sagmeister","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. M. Sagmeister","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031766190","display_name":"G. L. Guthrie","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. L. Guthrie","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061853727","display_name":"C. F. Marino","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. F. Marino","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077262186","display_name":"Michael Siegel","orcid":"https://orcid.org/0000-0002-2573-9616"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Siegel","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5064463610","display_name":"B. Blaner","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Blaner","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5014040019"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":12.2733,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.99026764,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"59","issue":"1","first_page":"3:1","last_page":"3:13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8151370882987976},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5445296168327332},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.5061947703361511},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5058131217956543},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4987494945526123},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4819345474243164},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.465558797121048},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4556385278701782},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.44420120120048523},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.43174540996551514},{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.41894111037254333},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4100393056869507},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3919706344604492},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.3541259169578552},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3265696167945862},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.28907036781311035},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.21822458505630493}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8151370882987976},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5445296168327332},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.5061947703361511},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5058131217956543},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4987494945526123},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4819345474243164},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.465558797121048},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4556385278701782},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.44420120120048523},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.43174540996551514},{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.41894111037254333},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4100393056869507},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3919706344604492},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.3541259169578552},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3265696167945862},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.28907036781311035},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.21822458505630493},{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1147/jrd.2014.2376131","is_oa":false,"landing_page_url":"https://doi.org/10.1147/jrd.2014.2376131","pdf_url":null,"source":{"id":"https://openalex.org/S4210219925","display_name":"IBM Journal of Research and Development","issn_l":"0018-8646","issn":["0018-8646","2151-8556"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320652","host_organization_name":"IBM","host_organization_lineage":["https://openalex.org/P4310320652"],"host_organization_lineage_names":["IBM"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IBM Journal of Research and Development","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1986440187","https://openalex.org/W1990107181","https://openalex.org/W1993423191","https://openalex.org/W1994760676","https://openalex.org/W1997113918","https://openalex.org/W2014494940","https://openalex.org/W2020165975","https://openalex.org/W2044838034","https://openalex.org/W2063541635","https://openalex.org/W2074894539","https://openalex.org/W2076264849","https://openalex.org/W2078901575","https://openalex.org/W2083839254","https://openalex.org/W2100050851","https://openalex.org/W2323110450","https://openalex.org/W2916411819","https://openalex.org/W6654131093"],"related_works":["https://openalex.org/W1530597339","https://openalex.org/W2336226224","https://openalex.org/W3113336200","https://openalex.org/W2170496111","https://openalex.org/W2954676126","https://openalex.org/W3114998063","https://openalex.org/W2153372734","https://openalex.org/W1522128341","https://openalex.org/W2148966412","https://openalex.org/W1979830285"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"describe":[4],"the":[5,18,24,28,54,59,66,73,76,82,135,149],"IBM":[6],"POWER8\u2122":[7],"cache,":[8],"interconnect,":[9],"memory,":[10],"and":[11,33,62,116,134,158,163],"input/output":[12],"subsystems,":[13],"collectively":[14],"referred":[15],"to":[16,27,30,43,90,137,148,152],"as":[17,144,146],"\u201cnest.\u201d":[19],"This":[20],"paper":[21,80],"focuses":[22],"on":[23],"enhancements":[25,133],"made":[26],"nest":[29],"achieve":[31],"balanced":[32],"scalable":[34],"designs,":[35],"ranging":[36],"from":[37],"small":[38],"12-core":[39],"single-socket":[40],"systems,":[41],"up":[42,89],"large":[44],"16-processor-socket,":[45],"192-core":[46],"enterprise":[47],"rack":[48],"servers.":[49],"A":[50],"key":[51],"aspect":[52],"of":[53,65,75,93,156],"design":[55],"has":[56],"been":[57],"increasing":[58],"end-to-end":[60],"data":[61],"coherence":[63],"bandwidth":[64,74,122],"system,":[67],"now":[68],"featuring":[69],"more":[70],"than":[71],"twice":[72],"POWER7\u00ae":[77],"processor.":[78],"The":[79],"describes":[81,130],"new":[83,131],"memory-buffer":[84],"chip,":[85],"called":[86],"Centaur,":[87],"providing":[88,119],"128":[91],"MB":[92],"eDRAM":[94],"(embedded":[95],"dynamic":[96],"random-access":[97,109],"memory)":[98,110],"buffer":[99],"cache":[100,150,164],"per":[101],"processor,":[102],"along":[103],"with":[104,112,124],"an":[105],"improved":[106],"DRAM":[107],"(dynamic":[108],"scheduler":[111],"support":[113,153],"for":[114],"prefetch":[115],"write":[117],"optimizations,":[118],"industry-leading":[120],"memory":[121,126],"combined":[123],"low":[125],"latency.":[127],"It":[128],"also":[129],"coherence-transport":[132],"transition":[136],"directly":[138],"integrated":[139],"PCIe\u00ae":[140],"(PCI":[141],"Express\u00ae)":[142],"support,":[143],"well":[145],"additions":[147],"subsystem":[151],"higher":[154],"levels":[155],"virtualization":[157],"scalability":[159],"including":[160],"snoop":[161],"filtering":[162],"sharing.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":10},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}