{"id":"https://openalex.org/W2149494050","doi":"https://doi.org/10.1145/996566.996814","title":"Scalable selector architecture for x-tolerant deterministic BIST","display_name":"Scalable selector architecture for x-tolerant deterministic BIST","publication_year":2004,"publication_date":"2004-06-07","ids":{"openalex":"https://openalex.org/W2149494050","doi":"https://doi.org/10.1145/996566.996814","mag":"2149494050"},"language":"en","primary_location":{"id":"doi:10.1145/996566.996814","is_oa":false,"landing_page_url":"https://doi.org/10.1145/996566.996814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 41st annual Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065896534","display_name":"P. Wohl","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Wohl","raw_affiliation_strings":["Synopsys Inc., Williston, VT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Williston, VT","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062016144","display_name":"J.A. Waicukauski","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John A. Waicukauski","raw_affiliation_strings":["Synopsys Inc., Tualatin, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Tualatin, OR","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104048759","display_name":"Sanjay J. Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjay Patel","raw_affiliation_strings":["Synopsys Inc., Beaverton, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Beaverton, OR","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":2.06,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.86334298,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"934","last_page":"939"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8573025465011597},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7081325650215149},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6939157247543335},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.685512900352478},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.617682695388794},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6034827828407288},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5973624587059021},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5495360493659973},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.48651236295700073},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4520464241504669},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.44352957606315613},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3613390028476715},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33034712076187134},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3255957365036011},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1603682041168213},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.14206930994987488},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.10310730338096619},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09249123930931091},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.06996479630470276},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.06618097424507141}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8573025465011597},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7081325650215149},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6939157247543335},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.685512900352478},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.617682695388794},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6034827828407288},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5973624587059021},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5495360493659973},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.48651236295700073},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4520464241504669},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.44352957606315613},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3613390028476715},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33034712076187134},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3255957365036011},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1603682041168213},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14206930994987488},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.10310730338096619},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09249123930931091},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.06996479630470276},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.06618097424507141},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/996566.996814","is_oa":false,"landing_page_url":"https://doi.org/10.1145/996566.996814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 41st annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.386.9674","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.386.9674","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/dac04/pdffiles/p934.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.5799999833106995,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W197391467","https://openalex.org/W260727648","https://openalex.org/W1515082873","https://openalex.org/W1554885925","https://openalex.org/W1581011258","https://openalex.org/W1590110141","https://openalex.org/W1601643892","https://openalex.org/W1863819993","https://openalex.org/W1905213452","https://openalex.org/W2019631303","https://openalex.org/W2134998505","https://openalex.org/W2139009001","https://openalex.org/W2144033909","https://openalex.org/W2144756088","https://openalex.org/W2149093111","https://openalex.org/W2169280266","https://openalex.org/W4294959067","https://openalex.org/W4302458519","https://openalex.org/W6607990715","https://openalex.org/W6636203657","https://openalex.org/W6639197171"],"related_works":["https://openalex.org/W2789883751","https://openalex.org/W2147986372","https://openalex.org/W1979305473","https://openalex.org/W2274367941","https://openalex.org/W1974621628","https://openalex.org/W2075356617","https://openalex.org/W2074302528","https://openalex.org/W2092894550","https://openalex.org/W2543176856","https://openalex.org/W3088373974"],"abstract_inverted_index":{"X-tolerant":[0],"deterministic":[1,70],"BIST":[2],"(XDBIST)":[3],"was":[4],"recently":[5],"presented":[6],"as":[7,69],"a":[8,25,35],"method":[9],"to":[10,45],"efficiently":[11],"compress":[12],"and":[13,51,59,65],"apply":[14],"scan":[15,49],"patterns":[16],"generated":[17],"by":[18],"automatic":[19],"test":[20],"pattern":[21],"generation":[22],"(ATPG)":[23],"in":[24],"logic":[26],"built-in":[27],"self-test":[28],"architecture.":[29],"In":[30],"this":[31],"paper":[32],"we":[33],"introduce":[34],"novel":[36],"selector":[37],"architecture":[38],"that":[39],"allows":[40],"arbitrary":[41],"compression":[42],"ratios,":[43],"scales":[44],"any":[46],"number":[47],"of":[48],"chains":[50],"minimizes":[52],"area":[53],"overhead.":[54],"XDBIST":[55],"test-coverage,":[56],"full":[57],"X-tolerance":[58],"scan-based":[60],"diagnosis":[61],"ability":[62],"are":[63,66],"preserved":[64],"the":[67],"same":[68],"scan-ATPG.":[71]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2012,"cited_by_count":8}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}