{"id":"https://openalex.org/W7137059546","doi":"https://doi.org/10.1145/3787501.3787504","title":"Scalable Decode Caching in Multi-Core Instruction Set Simulators","display_name":"Scalable Decode Caching in Multi-Core Instruction Set Simulators","publication_year":2026,"publication_date":"2026-01-27","ids":{"openalex":"https://openalex.org/W7137059546","doi":"https://doi.org/10.1145/3787501.3787504"},"language":"en","primary_location":{"id":"doi:10.1145/3787501.3787504","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787501.3787504","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Rapid Simulation and Performance Evaluation for Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3787501.3787504","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062272083","display_name":"Martin Kristien","orcid":"https://orcid.org/0000-0001-7568-3705"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Martin Kristien","raw_affiliation_strings":["Synopsys, Leicester, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0001-7568-3705","affiliations":[{"raw_affiliation_string":"Synopsys, Leicester, United Kingdom","institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062369173","display_name":"B. Franke","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Bj\u00f6rn Franke","raw_affiliation_strings":["School of Informatics, The University of Edinburgh, Edinburgh, Scotland, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0002-1219-8523","affiliations":[{"raw_affiliation_string":"School of Informatics, The University of Edinburgh, Edinburgh, Scotland, United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027477866","display_name":"Nigel Topham","orcid":"https://orcid.org/0000-0002-6310-0602"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Nigel Topham","raw_affiliation_strings":["School of Informatics, The University of Edinburgh, Edinburgh, Scotland, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0002-6310-0602","affiliations":[{"raw_affiliation_string":"School of Informatics, The University of Edinburgh, Edinburgh, Scotland, United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058493743","display_name":"Igor B\u00f6hm","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Igor B\u00f6hm","raw_affiliation_strings":["Synopsys, Freistadt, Austria"],"raw_orcid":"https://orcid.org/0009-0009-5723-7811","affiliations":[{"raw_affiliation_string":"Synopsys, Freistadt, Austria","institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Harry Wagstaff","orcid":"https://orcid.org/0009-0004-8676-346X"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Harry Wagstaff","raw_affiliation_strings":["Synopsys, Edinburgh, Scotland, United Kingdom"],"raw_orcid":"https://orcid.org/0009-0004-8676-346X","affiliations":[{"raw_affiliation_string":"Synopsys, Edinburgh, Scotland, United Kingdom","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054308553","display_name":"Tom Spink","orcid":"https://orcid.org/0000-0002-7662-3146"},"institutions":[{"id":"https://openalex.org/I16835326","display_name":"University of St Andrews","ror":"https://ror.org/02wn5qz54","country_code":"GB","type":"education","lineage":["https://openalex.org/I16835326"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Tom Spink","raw_affiliation_strings":["School of Computer Science, University of St Andrews, St. Andrews, Scotland, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0002-7662-3146","affiliations":[{"raw_affiliation_string":"School of Computer Science, University of St Andrews, St. Andrews, Scotland, United Kingdom","institution_ids":["https://openalex.org/I16835326"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19251578,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"14","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8579000234603882,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8579000234603882,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.06769999861717224,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.02370000071823597,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7476999759674072},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5629000067710876},{"id":"https://openalex.org/keywords/fetch","display_name":"Fetch","score":0.5544999837875366},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5483999848365784},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5260999798774719},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4377000033855438},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.4345000088214874},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.429500013589859},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.40560001134872437}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8733999729156494},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7476999759674072},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5629000067710876},{"id":"https://openalex.org/C131918245","wikidata":"https://www.wikidata.org/wiki/Q1409090","display_name":"Fetch","level":2,"score":0.5544999837875366},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5483999848365784},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5356000065803528},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5260999798774719},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4456000030040741},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4377000033855438},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.4345000088214874},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.429500013589859},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42800000309944153},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.40560001134872437},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4016999900341034},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.396699994802475},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.39160001277923584},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.34779998660087585},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.329800009727478},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.32589998841285706},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.32249999046325684},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3188000023365021},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.3052999973297119},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.28760001063346863},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.2840000092983246},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.2818000018596649},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2718999981880188},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.2639999985694885},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.25600001215934753}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3787501.3787504","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787501.3787504","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Rapid Simulation and Performance Evaluation for Design","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.ed.ac.uk:publications/25e39349-09df-498b-bcbe-51cf8dcd2cce","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/25e39349-09df-498b-bcbe-51cf8dcd2cce","pdf_url":"https://www.research.ed.ac.uk/files/637917329/KristienEtalRAPIDO2026ScalableDecodeCaching.pdf","source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Kristien, M, Franke, B, Topham, N, Bohm, I, Wagstaff, H & Spink, T 2026, Scalable decode caching in multi-core instruction set simulators. in RAPIDO '26 : Proceedings of the Rapid Simulation and Performance Evaluation for Design Workshop. Association for Computing Machinery (ACM), pp. 14-21, 17th Workshop on Rapid Simulation and Performance Evaluation for Design Optimization, Krakow, Poland, 26/01/26. https://doi.org/10.1145/3787501.3787504","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.ed.ac.uk:openaire/25e39349-09df-498b-bcbe-51cf8dcd2cce","is_oa":true,"landing_page_url":"https://hdl.handle.net/20.500.11820/25e39349-09df-498b-bcbe-51cf8dcd2cce","pdf_url":null,"source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Kristien, M, Franke, B, Topham, N, Bohm, I, Wagstaff, H & Spink, T 2026, Scalable decode caching in multi-core instruction set simulators. in RAPIDO '26 : Proceedings of the Rapid Simulation and Performance Evaluation for Design Workshop. Association for Computing Machinery (ACM), pp. 14-21, 17th Workshop on Rapid Simulation and Performance Evaluation for Design Optimization, Krakow, Poland, 26/01/26. https://doi.org/10.1145/3787501.3787504","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"doi:10.1145/3787501.3787504","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787501.3787504","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Rapid Simulation and Performance Evaluation for Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.4382716119289398,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1527486550","https://openalex.org/W1556336435","https://openalex.org/W1983879047","https://openalex.org/W2007071800","https://openalex.org/W2029554472","https://openalex.org/W2105563266","https://openalex.org/W2112920852","https://openalex.org/W2131493012","https://openalex.org/W2135725757","https://openalex.org/W2155104856","https://openalex.org/W2163935347","https://openalex.org/W3008756550","https://openalex.org/W3143191405","https://openalex.org/W3150788988","https://openalex.org/W4244624340","https://openalex.org/W4254279436"],"related_works":[],"abstract_inverted_index":{"Instruction":[0],"set":[1],"simulators":[2],"(ISSs)":[3],"play":[4],"an":[5,151],"important":[6],"role":[7],"in":[8,13,39,49,142],"embedded":[9],"software":[10],"development.":[11],"Integrated":[12],"virtual":[14],"platforms,":[15],"they":[16],"enable":[17],"coding,":[18],"testing,":[19],"and":[20,60,71,86,109,118,128,173],"performance":[21,33],"evaluation":[22],"without":[23],"the":[24,66,100,143,157,201],"need":[25],"for":[26,43,95,131,156],"physical":[27],"platforms.":[28],"However,":[29],"simulations":[30],"incur":[31],"a":[32,81,114,122,192],"penalty":[34],"over":[35,191],"native":[36],"execution,":[37],"resulting":[38],"slow":[40],"simulation":[41,62],"speeds":[42],"complex":[44,170],"applications.":[45],"We":[46,79,91,135,162],"realize":[47],"that":[48,149],"interpreter-based":[50],"ISS":[51,148],"\u2013":[52,65],"developers\u2019":[53],"first":[54],"choice":[55],"when":[56],"detailed":[57],"processor":[58,154,160],"pipeline":[59],"cache":[61,88,96,124,167,203],"are":[63],"required":[64],"simulator\u2019s":[67],"own":[68],"instruction":[69,84,93,107,152],"fetch":[70,85,108],"decode":[72,87,110],"stages":[73],"substantially":[74],"contribute":[75],"to":[76,178],"overall":[77],"runtime.":[78],"propose":[80],"novel":[82,139],"simulator":[83,166],"architecture:":[89],"(a)":[90],"use":[92],"encodings":[94],"indexing":[97],"instead":[98,112],"of":[99,113,188,200],"program":[101],"counter,":[102],"(b)":[103],"we":[104,120,184],"introduce":[105,121],"separate":[106],"caches":[111,130],"single,":[115],"unified":[116],"cache,":[117],"(c)":[119],"tiered":[123],"architecture,":[125],"comprising":[126],"private":[127],"global":[129],"multicore":[132],"guest":[133,174,181],"architectures.":[134],"have":[136],"implemented":[137],"our":[138,164],"caching":[140],"schemes":[141],"commercial":[144],"Synopsys":[145,158],"ARC\u00a9":[146],"nSIM":[147],"provides":[150],"accurate":[153],"model":[155],"ARC":[159],"families.":[161],"evaluated":[163],"new":[165],"architecture":[168],"using":[169],"real-world":[171],"workloads":[172],"configurations":[175],"with":[176],"up":[177],"128":[179],"simulated":[180],"cores,":[182],"where":[183],"demonstrate":[185],"average":[186],"speed-ups":[187],"1.31":[189],"\u00d7":[190],"state-of-the-art":[193],"baseline":[194],"scheme,":[195],"while":[196],"requiring":[197],"only":[198],"27%":[199],"original":[202],"memory.":[204]},"counts_by_year":[],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2026-03-17T00:00:00"}