{"id":"https://openalex.org/W7165135562","doi":"https://doi.org/10.1145/3787109.3815216","title":"Control-Flow Collapse: Exploiting Gating Logic in MoE Accelerators via Instruction-Level Fault Injection","display_name":"Control-Flow Collapse: Exploiting Gating Logic in MoE Accelerators via Instruction-Level Fault Injection","publication_year":2026,"publication_date":"2026-06-18","ids":{"openalex":"https://openalex.org/W7165135562","doi":"https://doi.org/10.1145/3787109.3815216"},"language":null,"primary_location":{"id":"doi:10.1145/3787109.3815216","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815216","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3787109.3815216","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062517894","display_name":"Weimin Fu","orcid":"https://orcid.org/0000-0002-9623-6522"},"institutions":[{"id":"https://openalex.org/I189590672","display_name":"Kansas State University","ror":"https://ror.org/05p1j8758","country_code":"US","type":"education","lineage":["https://openalex.org/I189590672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Weimin Fu","raw_affiliation_strings":["Mike Wiegers Department of Electrical and Computer Engineering, Kansas State University, Manhattan,, KS, USA"],"raw_orcid":"https://orcid.org/0000-0002-9623-6522","affiliations":[{"raw_affiliation_string":"Mike Wiegers Department of Electrical and Computer Engineering, Kansas State University, Manhattan,, KS, USA","institution_ids":["https://openalex.org/I189590672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102635008","display_name":"Zelin Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zelin Lu","raw_affiliation_strings":["University of Maryland, College Park, MD, USA"],"raw_orcid":"https://orcid.org/0009-0008-2968-641X","affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012474783","display_name":"Gang Qu","orcid":"https://orcid.org/0000-0001-6759-8949"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gang Qu","raw_affiliation_strings":["University of Maryland, College Park, MD, USA"],"raw_orcid":"https://orcid.org/0000-0001-6759-8949","affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011794280","display_name":"Xiaolong Guo","orcid":"https://orcid.org/0000-0001-9896-9407"},"institutions":[{"id":"https://openalex.org/I189590672","display_name":"Kansas State University","ror":"https://ror.org/05p1j8758","country_code":"US","type":"education","lineage":["https://openalex.org/I189590672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaolong Guo","raw_affiliation_strings":["Kansas State University, Manhattan, KS, USA"],"raw_orcid":"https://orcid.org/0000-0001-9896-9407","affiliations":[{"raw_affiliation_string":"Kansas State University, Manhattan, KS, USA","institution_ids":["https://openalex.org/I189590672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.8894378,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"693","last_page":"700"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.2215999960899353,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.2215999960899353,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.2167000025510788,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11689","display_name":"Adversarial Robustness in Machine Learning","score":0.17260000109672546,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6115000247955322},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6083999872207642},{"id":"https://openalex.org/keywords/discriminative-model","display_name":"Discriminative model","score":0.44200000166893005},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.4408999979496002},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.4203999936580658},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.4178999960422516},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4138999879360199},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.3806000053882599},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.35510000586509705}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6984999775886536},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6115000247955322},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6083999872207642},{"id":"https://openalex.org/C97931131","wikidata":"https://www.wikidata.org/wiki/Q5282087","display_name":"Discriminative model","level":2,"score":0.44200000166893005},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.4408999979496002},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.4203999936580658},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.4178999960422516},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4138999879360199},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38580000400543213},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.3806000053882599},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.35510000586509705},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.3422999978065491},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3393999934196472},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32850000262260437},{"id":"https://openalex.org/C164155591","wikidata":"https://www.wikidata.org/wiki/Q2067766","display_name":"Satisfiability modulo theories","level":2,"score":0.32280001044273376},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.31619998812675476},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3075999915599823},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.30559998750686646},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.302700012922287},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.29739999771118164},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.29109999537467957},{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.2872999906539917},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.2800999879837036},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.2775000035762787},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.27469998598098755},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2646999955177307},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2538999915122986},{"id":"https://openalex.org/C78397625","wikidata":"https://www.wikidata.org/wiki/Q192487","display_name":"Discriminant","level":2,"score":0.25060001015663147}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3787109.3815216","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815216","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3787109.3815216","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3787109.3815216","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2026","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/10","score":0.6724592447280884,"display_name":"Reduced inequalities"}],"awards":[{"id":"https://openalex.org/G106460892","display_name":"CICI: UCSS: Safeguarding AI in Bioinformatics: Enhancing Cybersecurity in Biological Data Infrastructure","funder_award_id":"2419880","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5090224698","display_name":"CAREER: When Learning Meets Reasoning: Mitigating Security Risks with Large Language Models and Causality Inference","funder_award_id":"2340949","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2946609015","https://openalex.org/W2996908057","https://openalex.org/W3105882417","https://openalex.org/W3187552919","https://openalex.org/W3201174429","https://openalex.org/W3207316473","https://openalex.org/W3213911739","https://openalex.org/W4385571157","https://openalex.org/W4390723197","https://openalex.org/W4394673388","https://openalex.org/W4402684121"],"related_works":[],"abstract_inverted_index":{"Mixture-of-Experts":[0],"(MoE)":[1],"architectures":[2],"achieve":[3],"efficient":[4],"LLM":[5],"inference":[6],"through":[7,124],"sparse":[8],"activation,":[9],"but":[10],"this":[11],"transforms":[12],"static":[13],"computation":[14],"graphs":[15],"into":[16],"dynamic,":[17],"token-dependent":[18],"control":[19],"flows":[20],"that":[21,49,91,117],"create":[22],"new":[23],"hardware":[24],"security":[25],"vulnerabilities.":[26],"We":[27,80],"present":[28],"a":[29,44,54,57,113],"cross-layer":[30],"fault":[31],"injection":[32],"framework":[33],"targeting":[34],"the":[35,50,61,125],"control-flow":[36],"primitives":[37],"of":[38],"MoE":[39],"execution.":[40],"Using":[41],"Qwen1.5-MoE":[42],"as":[43],"case":[45],"study,":[46],"we":[47],"show":[48],"gating":[51],"mechanism":[52],"is":[53],"structural":[55],"single-point-of-failure:":[56],"single":[58],"bit-flip":[59],"in":[60,72],"router":[62],"logits":[63,120],"collapses":[64],"reasoning":[65],"performance":[66],"to":[67],"0%,":[68],"while":[69],"equivalent":[70],"faults":[71],"dense":[73],"models":[74],"produce":[75],"only":[76],"minor":[77],"numerical":[78],"noise.":[79],"validate":[81],"two":[82],"complementary":[83],"defenses:":[84],"(1)":[85],"gate-level":[86],"Triple":[87],"Modular":[88],"Redundancy":[89],"(TMR)":[90],"triplicates":[92],"routing":[93],"logic":[94],"and":[95,111,121],"applies":[96],"majority":[97],"voting,":[98],"recovering":[99],"discriminative":[100],"accuracy":[101],"(BBQ:":[102,132],"41%,":[103],"toward":[104],"baseline":[105],"43%)":[106],"with":[107],"0.04%":[108],"parameter":[109],"overhead;":[110],"(2)":[112],"Validity":[114],"Checker":[115],"fallback":[116],"detects":[118],"anomalous":[119],"routes":[122],"tokens":[123],"shared":[126],"expert":[127],"only,":[128],"preventing":[129],"catastrophic":[130],"collapse":[131],"25%":[133],"\u2192":[134],"47%)":[135],"at":[136],"44%":[137],"reduced":[138],"latency.":[139]},"counts_by_year":[],"updated_date":"2026-06-22T08:00:12.763002","created_date":"2026-06-19T00:00:00"}