{"id":"https://openalex.org/W7117447712","doi":"https://doi.org/10.1145/3742875.3754682","title":"Automated Power Domain Insertion and Control in Dataflow Circuits","display_name":"Automated Power Domain Insertion and Control in Dataflow Circuits","publication_year":2025,"publication_date":"2025-09-28","ids":{"openalex":"https://openalex.org/W7117447712","doi":"https://doi.org/10.1145/3742875.3754682"},"language":null,"primary_location":{"id":"doi:10.1145/3742875.3754682","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3742875.3754682","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Formal Methods and Models for System Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3742875.3754682","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025953720","display_name":"Martha Barker","orcid":null},"institutions":[{"id":"https://openalex.org/I150468666","display_name":"Emory University","ror":"https://ror.org/03czfpz43","country_code":"US","type":"education","lineage":["https://openalex.org/I150468666"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Martha Barker","raw_affiliation_strings":["Emory University, Atlanta, Georgia, USA"],"raw_orcid":"https://orcid.org/0009-0002-6677-1724","affiliations":[{"raw_affiliation_string":"Emory University, Atlanta, Georgia, USA","institution_ids":["https://openalex.org/I150468666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031902968","display_name":"Mark Santolucito","orcid":"https://orcid.org/0000-0001-8646-4364"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]},{"id":"https://openalex.org/I98540497","display_name":"Barnard College","ror":"https://ror.org/04rt94r53","country_code":"US","type":"education","lineage":["https://openalex.org/I98540497"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Santolucito","raw_affiliation_strings":["Barnard College, Columbia University, New York, New York, USA"],"raw_orcid":"https://orcid.org/0000-0001-8646-4364","affiliations":[{"raw_affiliation_string":"Barnard College, Columbia University, New York, New York, USA","institution_ids":["https://openalex.org/I98540497","https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055354961","display_name":"Stephen A. Edwards","orcid":"https://orcid.org/0000-0003-2609-4861"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen A. Edwards","raw_affiliation_strings":["Columbia University, New York, New York, USA"],"raw_orcid":"https://orcid.org/0000-0003-2609-4861","affiliations":[{"raw_affiliation_string":"Columbia University, New York, New York, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5121442957","display_name":"Martha Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martha Kim","raw_affiliation_strings":["Columbia University, New York, New York, USA"],"raw_orcid":"https://orcid.org/0000-0001-6243-5753","affiliations":[{"raw_affiliation_string":"Columbia University, New York, New York, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5025953720"],"corresponding_institution_ids":["https://openalex.org/I150468666"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.55754023,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"86","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7430999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7430999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0689999982714653,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.06430000066757202,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6097000241279602},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.5679000020027161},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5663999915122986},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5425000190734863},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5408999919891357},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5108000040054321},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.49309998750686646},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4194999933242798},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.38850000500679016}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6324999928474426},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6097000241279602},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.5679000020027161},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5663999915122986},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5425000190734863},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5408999919891357},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5274999737739563},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5108000040054321},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.49309998750686646},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4230000078678131},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4194999933242798},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.38850000500679016},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.387800008058548},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.3817000091075897},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.3709999918937683},{"id":"https://openalex.org/C56685638","wikidata":"https://www.wikidata.org/wiki/Q2300474","display_name":"Power control","level":3,"score":0.3682999908924103},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.351500004529953},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3416999876499176},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33629998564720154},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3190999925136566},{"id":"https://openalex.org/C16021271","wikidata":"https://www.wikidata.org/wiki/Q17152552","display_name":"Power domains","level":3,"score":0.3160000145435333},{"id":"https://openalex.org/C178911571","wikidata":"https://www.wikidata.org/wiki/Q593143","display_name":"Power electronics","level":3,"score":0.30880001187324524},{"id":"https://openalex.org/C151799858","wikidata":"https://www.wikidata.org/wiki/Q587008","display_name":"Switched-mode power supply","level":3,"score":0.30570000410079956},{"id":"https://openalex.org/C129014197","wikidata":"https://www.wikidata.org/wiki/Q906544","display_name":"Power semiconductor device","level":3,"score":0.29750001430511475},{"id":"https://openalex.org/C118993495","wikidata":"https://www.wikidata.org/wiki/Q5042828","display_name":"Electrical efficiency","level":3,"score":0.290800005197525},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28870001435279846},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.2766999900341034},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27230000495910645},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.27149999141693115},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.26159998774528503},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2572000026702881}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3742875.3754682","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3742875.3754682","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Formal Methods and Models for System Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3742875.3754682","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3742875.3754682","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Formal Methods and Models for System Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9101159572601318}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W82597767","https://openalex.org/W1570065973","https://openalex.org/W1908393759","https://openalex.org/W1977153272","https://openalex.org/W2029663117","https://openalex.org/W2041557219","https://openalex.org/W2054368274","https://openalex.org/W2083987284","https://openalex.org/W2086775835","https://openalex.org/W2104869032","https://openalex.org/W2110134128","https://openalex.org/W2111423786","https://openalex.org/W2121304948","https://openalex.org/W2145824112","https://openalex.org/W2467369197","https://openalex.org/W2512675568","https://openalex.org/W2790678706","https://openalex.org/W2913417348","https://openalex.org/W2945598212","https://openalex.org/W3122286897","https://openalex.org/W3140585965","https://openalex.org/W3205717712","https://openalex.org/W3206653210","https://openalex.org/W4247771894","https://openalex.org/W4250728693","https://openalex.org/W4293367110"],"related_works":[],"abstract_inverted_index":{"Energy":[0],"efficiency":[1],"is":[2,42],"a":[3,35],"key":[4],"concern":[5],"in":[6],"circuit":[7],"design.":[8],"With":[9],"the":[10],"end":[11],"of":[12],"Dennard":[13],"scaling,":[14],"voltages":[15],"no":[16],"longer":[17],"scale":[18],"with":[19],"transistor":[20],"size,":[21],"making":[22],"full-capacity":[23],"operation":[24],"unsustainable":[25],"due":[26],"to":[27],"heat":[28],"and":[29],"power":[30,40],"limits.":[31],"Power":[32],"gating":[33],"offers":[34],"solution,":[36],"but":[37,48,54],"controlling":[38],"independent":[39],"domains":[41,45,51],"challenging.":[43],"Large":[44],"are":[46,52],"manageable":[47],"inefficient;":[49],"small":[50],"efficient":[53],"require":[55],"intricate":[56],"control.":[57]},"counts_by_year":[],"updated_date":"2025-12-30T23:08:21.542490","created_date":"2025-12-29T00:00:00"}