{"id":"https://openalex.org/W4210842052","doi":"https://doi.org/10.1145/3512327","title":"FPGAs in Client Compute Hardware","display_name":"FPGAs in Client Compute Hardware","publication_year":2021,"publication_date":"2021-12-31","ids":{"openalex":"https://openalex.org/W4210842052","doi":"https://doi.org/10.1145/3512327"},"language":"en","primary_location":{"id":"doi:10.1145/3512327","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3512327","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3512327","source":{"id":"https://openalex.org/S45584542","display_name":"Queue","issn_l":"1542-7730","issn":["1542-7730","1542-7749"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Queue","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3512327","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103226334","display_name":"Michael Mattioli","orcid":"https://orcid.org/0000-0003-4150-5390"},"institutions":[{"id":"https://openalex.org/I40713646","display_name":"Goldman Sachs (United States)","ror":"https://ror.org/031rnv444","country_code":"US","type":"company","lineage":["https://openalex.org/I40713646"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael Mattioli","raw_affiliation_strings":["Goldman Sachs &amp; Co"],"affiliations":[{"raw_affiliation_string":"Goldman Sachs &amp; Co","institution_ids":["https://openalex.org/I40713646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5103226334"],"corresponding_institution_ids":["https://openalex.org/I40713646"],"apc_list":null,"apc_paid":null,"fwci":0.4606,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.62795835,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"19","issue":"6","first_page":"66","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8814521431922913},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7715951800346375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6432314515113831},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.5796300172805786},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5008220672607422},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47140172123908997},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.45839983224868774},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45010846853256226},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4416687786579132},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43282318115234375},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4180837869644165},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35928821563720703},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14063817262649536},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1253478229045868},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0791093111038208},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06955158710479736}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8814521431922913},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7715951800346375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6432314515113831},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.5796300172805786},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5008220672607422},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47140172123908997},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.45839983224868774},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45010846853256226},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4416687786579132},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43282318115234375},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4180837869644165},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35928821563720703},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14063817262649536},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1253478229045868},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0791093111038208},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06955158710479736},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3512327","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3512327","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3512327","source":{"id":"https://openalex.org/S45584542","display_name":"Queue","issn_l":"1542-7730","issn":["1542-7730","1542-7749"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Queue","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3512327","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3512327","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3512327","source":{"id":"https://openalex.org/S45584542","display_name":"Queue","issn_l":"1542-7730","issn":["1542-7730","1542-7749"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Queue","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4210842052.pdf","grobid_xml":"https://content.openalex.org/works/W4210842052.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W95608104","https://openalex.org/W1977850862","https://openalex.org/W2063615695","https://openalex.org/W2133027790","https://openalex.org/W2588369819","https://openalex.org/W2953810144","https://openalex.org/W3021234123","https://openalex.org/W3036885224","https://openalex.org/W3038065503","https://openalex.org/W4256127574","https://openalex.org/W6788966640"],"related_works":["https://openalex.org/W2383233236","https://openalex.org/W1604320855","https://openalex.org/W2737519410","https://openalex.org/W2134422574","https://openalex.org/W2506672464","https://openalex.org/W2250451487","https://openalex.org/W2361654132","https://openalex.org/W2152926077","https://openalex.org/W2066442567","https://openalex.org/W2014858890"],"abstract_inverted_index":{"FPGAs":[0,40],"(field-programmable":[1],"gate":[2],"arrays)":[3],"are":[4,8],"remarkably":[5],"versatile.":[6],"They":[7],"used":[9],"in":[10,57],"a":[11],"wide":[12],"variety":[13],"of":[14,20,51],"applications":[15],"and":[16,33,47,65],"industries":[17],"where":[18],"use":[19],"ASICs":[21],"(application-specific":[22],"integrated":[23],"circuits)":[24],"is":[25],"less":[26],"economically":[27],"feasible.":[28],"Despite":[29],"the":[30],"area,":[31],"cost,":[32],"power":[34],"challenges":[35],"designers":[36],"face":[37],"when":[38],"integrating":[39],"into":[41],"devices,":[42],"they":[43],"provide":[44],"significant":[45],"security":[46],"performance":[48],"benefits.":[49],"Many":[50],"these":[52],"benefits":[53],"can":[54],"be":[55],"realized":[56],"client":[58],"compute":[59],"hardware":[60],"such":[61],"as":[62],"laptops,":[63],"tablets,":[64],"smartphones.":[66]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
