{"id":"https://openalex.org/W4293025080","doi":"https://doi.org/10.1145/3489517.3530525","title":"Hexagons are the bestagons","display_name":"Hexagons are the bestagons","publication_year":2022,"publication_date":"2022-07-10","ids":{"openalex":"https://openalex.org/W4293025080","doi":"https://doi.org/10.1145/3489517.3530525"},"language":"en","primary_location":{"id":"doi:10.1145/3489517.3530525","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3489517.3530525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008488084","display_name":"Marcel Walter","orcid":"https://orcid.org/0000-0001-5660-9518"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marcel Walter","raw_affiliation_strings":["Technical University of Munich, Munich, Bavaria, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Munich, Munich, Bavaria, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074746662","display_name":"Samuel Sze Hang Ng","orcid":"https://orcid.org/0000-0001-8061-3074"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Samuel Sze Hang Ng","raw_affiliation_strings":["University of British Columbia, Vancouver, British Columbia, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022752881","display_name":"Konrad Walus","orcid":"https://orcid.org/0000-0002-3639-6858"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Konrad Walus","raw_affiliation_strings":["University of British Columbia, Vancouver, British Columbia, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004214923","display_name":"Robert Wille","orcid":"https://orcid.org/0000-0002-4993-7860"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Robert Wille","raw_affiliation_strings":["Technical University of Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":13.1044,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.99442724,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"739","last_page":"744"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.660108208656311},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6505628824234009},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6322067975997925},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.6174675822257996},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5866248607635498},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.4723585546016693},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4719518721103668},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.45610836148262024},{"id":"https://openalex.org/keywords/open-research","display_name":"Open research","score":0.4459875822067261},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44214364886283875},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43481960892677307},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.43197447061538696},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4301868677139282},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42105865478515625},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41910549998283386},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30450358986854553},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2807731032371521},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.26086339354515076},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2597070336341858},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2474903166294098},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14180737733840942},{"id":"https://openalex.org/keywords/world-wide-web","display_name":"World Wide Web","score":0.07785487174987793}],"concepts":[{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.660108208656311},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6505628824234009},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6322067975997925},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.6174675822257996},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5866248607635498},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.4723585546016693},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4719518721103668},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.45610836148262024},{"id":"https://openalex.org/C2778464652","wikidata":"https://www.wikidata.org/wiki/Q309849","display_name":"Open research","level":2,"score":0.4459875822067261},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44214364886283875},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43481960892677307},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.43197447061538696},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4301868677139282},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42105865478515625},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41910549998283386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30450358986854553},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2807731032371521},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.26086339354515076},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2597070336341858},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2474903166294098},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14180737733840942},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.07785487174987793},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3489517.3530525","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3489517.3530525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W1868505948","https://openalex.org/W1966114390","https://openalex.org/W1966497879","https://openalex.org/W1976036211","https://openalex.org/W1976924286","https://openalex.org/W1992148234","https://openalex.org/W2013743562","https://openalex.org/W2022891092","https://openalex.org/W2025206078","https://openalex.org/W2046299706","https://openalex.org/W2051320857","https://openalex.org/W2060256283","https://openalex.org/W2079692447","https://openalex.org/W2089150754","https://openalex.org/W2116645428","https://openalex.org/W2119708875","https://openalex.org/W2160210493","https://openalex.org/W2161349501","https://openalex.org/W2181791075","https://openalex.org/W2289736896","https://openalex.org/W2319014038","https://openalex.org/W2495506608","https://openalex.org/W2507606486","https://openalex.org/W2625202362","https://openalex.org/W2743481823","https://openalex.org/W2743537496","https://openalex.org/W2759122578","https://openalex.org/W2798373485","https://openalex.org/W2802755572","https://openalex.org/W2842665777","https://openalex.org/W2886587644","https://openalex.org/W2890321643","https://openalex.org/W2910579672","https://openalex.org/W2940645969","https://openalex.org/W2946189651","https://openalex.org/W3081755808","https://openalex.org/W3092105951","https://openalex.org/W3094920897","https://openalex.org/W3098938760","https://openalex.org/W3104626306","https://openalex.org/W3120019238","https://openalex.org/W3128546729","https://openalex.org/W3200322906","https://openalex.org/W4233798822","https://openalex.org/W4247627689"],"related_works":["https://openalex.org/W2171793444","https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W1965232212","https://openalex.org/W2151657833","https://openalex.org/W4321510758","https://openalex.org/W2070693700","https://openalex.org/W1596716095","https://openalex.org/W2110346573","https://openalex.org/W4312327624"],"abstract_inverted_index":{"Field-coupled":[0],"Nanocomputing":[1],"(FCN)":[2],"defines":[3],"a":[4,38,84,90,99],"class":[5],"of":[6,25,37,58,83],"post-CMOS":[7],"nanotechnologies":[8],"that":[9,88],"promises":[10],"compact":[11],"layouts,":[12],"low":[13],"power":[14],"operation,":[15],"and":[16,43,61,136,142],"high":[17],"clock":[18],"rates.":[19],"Recent":[20],"breakthroughs":[21],"in":[22,55],"the":[23,35,48,56,81,117,123,139],"fabrication":[24],"Silicon":[26],"Dangling":[27],"Bonds":[28],"(SiDBs)":[29],"acting":[30],"as":[31,96,98],"quantum":[32],"dots":[33],"enabled":[34],"demonstration":[36],"sub-30":[39],"nm2":[40],"OR":[41],"gate":[42,102],"wire":[44],"segments.":[45],"This":[46],"motivated":[47],"research":[49,135],"community":[50],"to":[51,132],"invest":[52],"manual":[53],"labor":[54],"design":[57,85,119,144],"additional":[59],"gates":[60],"whole":[62],"circuits":[63],"which,":[64],"however,":[65],"is":[66,127],"currently":[67],"severely":[68],"limited":[69],"by":[70,80],"scalability":[71],"issues.":[72],"In":[73,129],"this":[74,105],"work,":[75],"these":[76],"limitations":[77],"are":[78],"overcome":[79],"introduction":[82],"automation":[86,120],"framework":[87,141],"establishes":[89],"flexible":[91],"topology":[92],"based":[93],"on":[94],"hexagons":[95],"well":[97],"corresponding":[100],"Bestagon":[101],"library":[103],"for":[104,112,122],"technology":[106],"and,":[107],"additionally,":[108],"provides":[109],"automatic":[110],"methods":[111],"physical":[113],"design.":[114],"By":[115],"this,":[116],"first":[118],"solution":[121],"promising":[124],"SiDB":[125],"platform":[126],"proposed.":[128],"an":[130],"effort":[131],"support":[133],"open":[134,137],"data,":[138],"resulting":[140],"all":[143],"files":[145],"will":[146],"be":[147],"made":[148],"available.":[149]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":14},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}