{"id":"https://openalex.org/W3216159141","doi":"https://doi.org/10.1145/3472959","title":"Enhancing the Security of FPGA-SoCs via the Usage of ARM TrustZone and a Hybrid-TPM","display_name":"Enhancing the Security of FPGA-SoCs via the Usage of ARM TrustZone and a Hybrid-TPM","publication_year":2021,"publication_date":"2021-11-30","ids":{"openalex":"https://openalex.org/W3216159141","doi":"https://doi.org/10.1145/3472959","mag":"3216159141"},"language":"en","primary_location":{"id":"doi:10.1145/3472959","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3472959","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050934520","display_name":"Mathieu Gross","orcid":"https://orcid.org/0000-0003-1468-6026"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mathieu Gross","raw_affiliation_strings":["Technical University of Munich, Department of Electrical and Computer Engineering, Chair of Security in Information Technology, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0003-1468-6026","affiliations":[{"raw_affiliation_string":"Technical University of Munich, Department of Electrical and Computer Engineering, Chair of Security in Information Technology, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088495144","display_name":"Konrad Hohentanner","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136922","display_name":"Fraunhofer Institute for Applied and Integrated Security","ror":"https://ror.org/03w0bbr97","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210136922","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Konrad Hohentanner","raw_affiliation_strings":["Fraunhofer Research Institution AISEC, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fraunhofer Research Institution AISEC, Munich, Germany","institution_ids":["https://openalex.org/I4210136922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015142636","display_name":"Stefan Wiehler","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stefan Wiehler","raw_affiliation_strings":["Missing Link Electronics, Neu-Ulm, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Missing Link Electronics, Neu-Ulm, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026512033","display_name":"Georg Sigl","orcid":"https://orcid.org/0000-0003-3152-941X"},"institutions":[{"id":"https://openalex.org/I4210136922","display_name":"Fraunhofer Institute for Applied and Integrated Security","ror":"https://ror.org/03w0bbr97","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210136922","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Georg Sigl","raw_affiliation_strings":["Technical University of Munich, Department of Electrical and Computer Engineering, Chair of Security in Information Technology and Fraunhofer Research Institution AISEC, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Munich, Department of Electrical and Computer Engineering, Chair of Security in Information Technology and Fraunhofer Research Institution AISEC, Munich, Germany","institution_ids":["https://openalex.org/I4210136922","https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6518,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83966309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"15","issue":"1","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8435215950012207},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7482720017433167},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.7302554845809937},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.6561420559883118},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5910710692405701},{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.5665996670722961},{"id":"https://openalex.org/keywords/booting","display_name":"Booting","score":0.5039495825767517},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.50028395652771},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.47562554478645325},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.42026403546333313},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4028536379337311},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3387371301651001}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8435215950012207},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7482720017433167},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.7302554845809937},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.6561420559883118},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5910710692405701},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.5665996670722961},{"id":"https://openalex.org/C504728807","wikidata":"https://www.wikidata.org/wiki/Q180256","display_name":"Booting","level":2,"score":0.5039495825767517},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.50028395652771},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.47562554478645325},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.42026403546333313},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4028536379337311},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3387371301651001},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3472959","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3472959","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},{"id":"pmh:oai:mediatum.ub.tum.de:node/1639144","is_oa":false,"landing_page_url":"https://mediatum.ub.tum.de/1639144","pdf_url":null,"source":{"id":"https://openalex.org/S4377196330","display_name":"mediaTUM  (Technical University of Munich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I62916508","host_organization_name":"Technical University of Munich","host_organization_lineage":["https://openalex.org/I62916508"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7710177666","display_name":null,"funder_award_id":"AZ-1301-17","funder_id":"https://openalex.org/F4320321450","funder_display_name":"Bayerische Forschungsstiftung"}],"funders":[{"id":"https://openalex.org/F4320321450","display_name":"Bayerische Forschungsstiftung","ror":"https://ror.org/00emnts94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W42037993","https://openalex.org/W161240679","https://openalex.org/W1977635655","https://openalex.org/W2034547981","https://openalex.org/W2060992388","https://openalex.org/W2113322447","https://openalex.org/W2127992996","https://openalex.org/W2157116240","https://openalex.org/W2162634789","https://openalex.org/W2175377689","https://openalex.org/W2319324897","https://openalex.org/W2397423248","https://openalex.org/W2465434652","https://openalex.org/W2579697044","https://openalex.org/W2740097639","https://openalex.org/W2761003783","https://openalex.org/W2766071343","https://openalex.org/W2794898833","https://openalex.org/W2899810867","https://openalex.org/W2945897719","https://openalex.org/W2987914578","https://openalex.org/W2988192799","https://openalex.org/W2991023638","https://openalex.org/W2993999084","https://openalex.org/W3107372570","https://openalex.org/W3129655634","https://openalex.org/W4242164861","https://openalex.org/W4365806382","https://openalex.org/W6712237015"],"related_works":["https://openalex.org/W4200629945","https://openalex.org/W2352808932","https://openalex.org/W4319430423","https://openalex.org/W4241001302","https://openalex.org/W4390224957","https://openalex.org/W2354251310","https://openalex.org/W4323831234","https://openalex.org/W4312692282","https://openalex.org/W2566035465","https://openalex.org/W2544043553"],"abstract_inverted_index":{"Isolated":[0],"execution":[1],"is":[2,26],"a":[3,12,64,112,116,119,158,165,179,196],"concept":[4],"commonly":[5],"used":[6,28],"for":[7,32,74,163],"increasing":[8],"the":[9,16,46,51,75,88,128,132,141,146,175,188,193],"security":[10,47,129,142],"of":[11,53,63,115,127,131,148,178],"computer":[13],"system.":[14],"In":[15,41],"embedded":[17],"world,":[18],"ARM":[19,54,72,149],"TrustZone":[20,55,73,150],"technology":[21],"enables":[22],"this":[23,42],"goal":[24],"and":[25,93,151,190],"currently":[27],"on":[29,56,87,154],"mobile":[30],"devices":[31],"applications":[33],"such":[34],"as":[35],"secure":[36,166],"payment":[37],"or":[38],"biometric":[39],"authentication.":[40],"work,":[43],"we":[44,110,156],"investigate":[45],"benefits":[48],"achievable":[49],"through":[50],"usage":[52,147],"FPGA-SoCs.":[57],"We":[58],"first":[59],"adapt":[60],"Microsoft\u2019s":[61],"implementation":[62,92,114,134],"firmware":[65],"Trusted":[66,197],"Platform":[67],"Module":[68],"(fTPM)":[69],"running":[70],"inside":[71,195],"Zynq":[76],"UltraScale+":[77],"platform.":[78],"This":[79],"adaptation":[80],"consists":[81,172],"in":[82,173],"integrating":[83],"hardware":[84],"accelerators":[85],"available":[86],"device":[89],"to":[90,94,191],"fTPM\u2019s":[91],"enhance":[95],"fTPM":[96],"with":[97],"an":[98],"entropy":[99],"source":[100],"derived":[101],"from":[102],"on-chip":[103],"SRAM":[104],"start-up":[105],"patterns.":[106],"With":[107],"our":[108,152],"approach,":[109],"transform":[111],"software":[113],"TPM":[117],"into":[118],"hybrid":[120],"hardware/software":[121],"design":[122],"that":[123,160,183],"could":[124],"address":[125],"some":[126],"drawbacks":[130],"original":[133],"while":[135],"keeping":[136],"its":[137],"flexibility.":[138],"To":[139],"demonstrate":[140],"gains":[143],"obtained":[144],"via":[145],"hybrid-TPM":[153],"FPGA-SoCs,":[155],"propose":[157],"framework":[159],"combines":[161],"them":[162],"enabling":[164],"remote":[167],"bitstream":[168,180],"loading.":[169],"The":[170],"approach":[171],"preventing":[174],"insecure":[176],"usages":[177],"reconfiguration":[181],"interface":[182,194],"are":[184],"made":[185],"possible":[186],"by":[187],"manufacturer":[189],"integrate":[192],"Execution":[198],"Environment.":[199]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}