{"id":"https://openalex.org/W2945284777","doi":"https://doi.org/10.1145/3316781.3317901","title":"Routability-driven Mixed-size Placement Prototyping Approach Considering Design Hierarchy and Indirect Connectivity Between Macros","display_name":"Routability-driven Mixed-size Placement Prototyping Approach Considering Design Hierarchy and Indirect Connectivity Between Macros","publication_year":2019,"publication_date":"2019-05-23","ids":{"openalex":"https://openalex.org/W2945284777","doi":"https://doi.org/10.1145/3316781.3317901","mag":"2945284777"},"language":"en","primary_location":{"id":"doi:10.1145/3316781.3317901","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091146878","display_name":"Jai-Ming Lin","orcid":"https://orcid.org/0000-0001-8637-2144"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jai-Ming Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026607645","display_name":"Szu-Ting Li","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Szu-Ting Li","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":null,"display_name":"Yi-Ting Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Ting Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.8429933786392212},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7121289372444153},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.6649953126907349},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.6081841588020325},{"id":"https://openalex.org/keywords/bounding-overwatch","display_name":"Bounding overwatch","score":0.5616841912269592},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.43929535150527954},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4349665641784668},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.41825804114341736},{"id":"https://openalex.org/keywords/hierarchical-clustering","display_name":"Hierarchical clustering","score":0.4113748073577881},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3367880582809448},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3357478380203247},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1856071650981903},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.11366206407546997},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08693557977676392},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08343300223350525}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.8429933786392212},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7121289372444153},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.6649953126907349},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.6081841588020325},{"id":"https://openalex.org/C63584917","wikidata":"https://www.wikidata.org/wiki/Q333286","display_name":"Bounding overwatch","level":2,"score":0.5616841912269592},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.43929535150527954},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4349665641784668},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.41825804114341736},{"id":"https://openalex.org/C92835128","wikidata":"https://www.wikidata.org/wiki/Q1277447","display_name":"Hierarchical clustering","level":3,"score":0.4113748073577881},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3367880582809448},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3357478380203247},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1856071650981903},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.11366206407546997},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08693557977676392},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08343300223350525},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3316781.3317901","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5799999833106995,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1969091636","https://openalex.org/W2008934489","https://openalex.org/W2031974129","https://openalex.org/W2041941568","https://openalex.org/W2055907840","https://openalex.org/W2078174680","https://openalex.org/W2090317622","https://openalex.org/W2109220922","https://openalex.org/W2128096722","https://openalex.org/W2162877164","https://openalex.org/W2164371879","https://openalex.org/W2167190617","https://openalex.org/W2171823896","https://openalex.org/W2775807574","https://openalex.org/W2895267889"],"related_works":["https://openalex.org/W2030816003","https://openalex.org/W4239992647","https://openalex.org/W2150013480","https://openalex.org/W1554458299","https://openalex.org/W2076325756","https://openalex.org/W81423522","https://openalex.org/W1509860481","https://openalex.org/W2488264085","https://openalex.org/W4386206750","https://openalex.org/W1989362889"],"abstract_inverted_index":{"The":[0,157],"mixed-size":[1,18],"placement":[2,19,35],"becomes":[3],"a":[4,29,78,85,140],"great":[5],"challenge":[6],"in":[7,52,89,94],"the":[8,16,24,34,38,60,74,95,114],"modern":[9],"VLSI":[10],"design.":[11],"To":[12,64],"handle":[13],"this":[14,53,71],"problem,":[15],"three-stage":[17],"methodology":[20],"is":[21,37,56,132],"considered":[22,50],"as":[23],"most":[25,39],"suitable":[26],"approach":[27],"for":[28,83],"commercial":[30],"design":[31,69,79,119],"flow,":[32],"where":[33],"prototyping":[36],"important":[40],"stage.":[41],"Since":[42],"standard":[43,108],"cells":[44,109],"and":[45,67,102,110,163],"macros":[46,111,130,150],"have":[47,152],"to":[48,91,106,146,154],"be":[49],"simultaneously":[51],"stage,":[54],"it":[55],"more":[57],"complicated":[58],"than":[59],"other":[61],"two":[62],"stages.":[63,97],"reduce":[65],"complexity":[66],"improve":[68,92],"quality,":[70],"paper":[72],"applies":[73],"multilevel":[75],"framework":[76],"with":[77],"hierarchy-guided":[80],"clustering":[81,104,124,148],"scheme":[82,105],"getting":[84],"better":[86],"coarsening":[87],"result":[88],"order":[90],"outcome":[93],"following":[96],"We":[98],"propose":[99,139],"an":[100],"efficient":[101],"effective":[103],"group":[107],"based":[112],"on":[113],"tree":[115],"built":[116],"from":[117],"their":[118],"hierarchies.":[120],"More":[121],"importantly,":[122],"our":[123,168],"algorithm":[125],"considers":[126],"indirect":[127],"connectivity":[128],"between":[129],"which":[131,151],"ignored":[133],"by":[134,167],"previous":[135],"works.":[136],"Moreover,":[137],"we":[138],"new":[141],"overlapping":[142],"bounding":[143],"box":[144],"constraint":[145],"avoid":[147],"improper":[149],"connections":[153],"fixed":[155],"pins.":[156],"experimental":[158],"results":[159],"show":[160],"that":[161],"wirelength":[162],"routability":[164],"are":[165],"improved":[166],"methodology.":[169]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}