{"id":"https://openalex.org/W2944598053","doi":"https://doi.org/10.1145/3310273.3323069","title":"Designing a secure DRAM+NVM hybrid memory module","display_name":"Designing a secure DRAM+NVM hybrid memory module","publication_year":2019,"publication_date":"2019-04-30","ids":{"openalex":"https://openalex.org/W2944598053","doi":"https://doi.org/10.1145/3310273.3323069","mag":"2944598053"},"language":"en","primary_location":{"id":"doi:10.1145/3310273.3323069","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3310273.3323069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100708432","display_name":"Wang Xu","orcid":"https://orcid.org/0000-0001-5452-1045"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wang Xu","raw_affiliation_strings":["University of Massachusetts Amherst, Amherst, Massachusetts"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts Amherst, Amherst, Massachusetts","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055210733","display_name":"Israel Koren","orcid":"https://orcid.org/0000-0003-2741-7108"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Israel Koren","raw_affiliation_strings":["University of Massachusetts Amherst, Amherst, Massachusetts"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts Amherst, Amherst, Massachusetts","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24603500"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03408802,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"251","last_page":"255"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.749656081199646},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6716316938400269},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6694724559783936},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5449045300483704},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5431491732597351},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5317911505699158},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5188044905662537},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5105324983596802},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5020432472229004},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4885038137435913},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4852599799633026},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.44761380553245544},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4122244119644165},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.28914976119995117},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2545625567436218}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.749656081199646},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6716316938400269},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6694724559783936},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5449045300483704},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5431491732597351},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5317911505699158},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5188044905662537},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5105324983596802},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5020432472229004},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4885038137435913},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4852599799633026},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.44761380553245544},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4122244119644165},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.28914976119995117},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2545625567436218}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3310273.3323069","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3310273.3323069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1542833475","https://openalex.org/W1997933199","https://openalex.org/W2080592089","https://openalex.org/W2082982763","https://openalex.org/W2102449048","https://openalex.org/W2114919995","https://openalex.org/W2120829734","https://openalex.org/W2148797773","https://openalex.org/W2154001575","https://openalex.org/W2157587823","https://openalex.org/W2299650499","https://openalex.org/W2433248078","https://openalex.org/W2725159389","https://openalex.org/W2770189638","https://openalex.org/W2786505160"],"related_works":["https://openalex.org/W2019238062","https://openalex.org/W3008068282","https://openalex.org/W4238754064","https://openalex.org/W2534610203","https://openalex.org/W2123815799","https://openalex.org/W2340699851","https://openalex.org/W2077606475","https://openalex.org/W2903040985","https://openalex.org/W2546565930","https://openalex.org/W2809388636"],"abstract_inverted_index":{"Non-Volatile":[0],"Memory":[1,38],"(NVM)":[2],"such":[3],"as":[4,8],"PCM":[5],"has":[6],"emerged":[7],"a":[9,56,66,70,99,105,189],"potential":[10],"alternative":[11],"for":[12,157],"main":[13,115],"memory":[14,60,83,116,170,181,192],"due":[15],"to":[16,34,92,150,163,178],"its":[17],"high":[18],"density":[19],"and":[20,46,69,85,126,131,140,154,183],"low":[21,143],"leakage":[22],"power.":[23],"However,":[24],"an":[25,81,112,128,132,179],"NVM":[26,82,114,133,146],"main-memory":[27],"system":[28],"faces":[29],"three":[30,52],"challenges":[31],"when":[32],"compared":[33,177],"Dynamic":[35],"Random":[36],"Access":[37],"(DRAM)":[39],"-":[40],"long":[41],"latency,":[42],"poor":[43],"write":[44],"endurance":[45],"data":[47],"security.":[48],"To":[49],"address":[50],"these":[51],"challenges,":[53],"we":[54],"propose":[55],"secure":[57,168],"DRAM+NVM":[58],"hybrid":[59,63,169],"module.":[61,117,193],"The":[62,118,135,145],"module":[64,84,171],"integrates":[65],"DRAM":[67,74,102,159,190],"cache":[68,75,103,107,160],"security":[71],"unit":[72],"(SU).":[73],"can":[76],"improve":[77],"the":[78,87,93,123,166,173],"performance":[79,174],"of":[80,89],"reduce":[86],"number":[88],"direct":[90],"writes":[91],"NVM.":[94],"Our":[95],"results":[96],"show":[97],"that":[98],"256MB":[100],"2-way":[101],"with":[104,142],"1024B":[106],"line":[108],"performs":[109],"well":[110],"in":[111,122],"8GB":[113],"SU":[119],"is":[120,148,184],"embedded":[121],"onboard":[124],"controller":[125],"includes":[127],"AES-GCM":[129,136],"engine":[130,137],"vault.":[134],"implements":[138],"encryption":[139],"authentication":[141],"overhead.":[144],"vault":[147],"used":[149],"store":[151],"MAC":[152],"tags":[153],"counter":[155],"values":[156],"each":[158],"line.":[161],"According":[162],"our":[164],"results,":[165],"proposed":[167],"improves":[172],"by":[175],"32%":[176],"NVM-only":[180],"module,":[182],"only":[185,191],"6.8%":[186],"slower":[187],"than":[188]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}