{"id":"https://openalex.org/W2907639302","doi":"https://doi.org/10.1145/3292533.3292535","title":"Tree-based Read-only Data Chunks for NVRAM Programming","display_name":"Tree-based Read-only Data Chunks for NVRAM Programming","publication_year":2016,"publication_date":"2016-09-15","ids":{"openalex":"https://openalex.org/W2907639302","doi":"https://doi.org/10.1145/3292533.3292535","mag":"2907639302"},"language":"en","primary_location":{"id":"doi:10.1145/3292533.3292535","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3292533.3292535","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Sixth Workshop on Data-Flow Execution Models for Extreme Scale Computing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015566265","display_name":"Kumud Bhandari","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Kumud Bhandari","raw_affiliation_strings":["Department of Computer Science, Houston, Texas"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Houston, Texas","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043513001","display_name":"Vivek Sarkar","orcid":"https://orcid.org/0000-0002-3433-8830"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vivek Sarkar","raw_affiliation_strings":["Department of Computer Science, Houston, Texas"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Houston, Texas","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5015566265"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23945619,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.931804895401001},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7854669094085693},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6188573241233826},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5596115589141846},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3462480902671814},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31946465373039246},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.17763984203338623},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16620805859565735},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.14339643716812134}],"concepts":[{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.931804895401001},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7854669094085693},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6188573241233826},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5596115589141846},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3462480902671814},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31946465373039246},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.17763984203338623},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16620805859565735},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.14339643716812134},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3292533.3292535","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3292533.3292535","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Sixth Workshop on Data-Flow Execution Models for Extreme Scale Computing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1964259417","https://openalex.org/W1977899806","https://openalex.org/W2041135949","https://openalex.org/W2061291998","https://openalex.org/W2097964935","https://openalex.org/W2102449048","https://openalex.org/W2112181056","https://openalex.org/W2113637091","https://openalex.org/W2150662965","https://openalex.org/W2162121187","https://openalex.org/W2163041510","https://openalex.org/W2239360558","https://openalex.org/W2538785949","https://openalex.org/W2601374526","https://openalex.org/W2752885492"],"related_works":["https://openalex.org/W1485591242","https://openalex.org/W2169710001","https://openalex.org/W2396406070","https://openalex.org/W2534994001","https://openalex.org/W2510382096","https://openalex.org/W2315140189","https://openalex.org/W2900563922","https://openalex.org/W311183906","https://openalex.org/W4399835782","https://openalex.org/W2069228676"],"abstract_inverted_index":{"As":[0],"the":[1,51,82,98,113],"DRAM":[2],"technology":[3],"is":[4,15,85],"fast":[5],"reaching":[6],"a":[7,30,57],"scaling":[8],"threshold,":[9],"emerging":[10],"non-volatile,":[11],"byte-addressable":[12],"memory":[13,78,100],"(NVRAM)":[14],"expected":[16],"to":[17,28,59,87,107,120],"supplement":[18],"and":[19,102,111],"eventually":[20],"replace":[21],"DRAM.":[22],"Future":[23],"computing":[24],"systems":[25,55],"are":[26],"anticipated":[27],"have":[29],"large":[31],"amount":[32],"of":[33,46,115],"NVRAM,":[34],"possibly":[35],"spanning":[36],"across":[37,81],"more":[38],"than":[39],"one":[40],"coherence":[41],"domain.":[42],"Furthermore,":[43],"taking":[44],"advantage":[45],"in-place":[47],"persistence":[48],"provided":[49],"by":[50],"NVRAM":[52,121],"in":[53,70],"future":[54,90],"requires":[56],"strategy":[58],"prevent":[60],"tolerated":[61],"failures":[62],"(e.g.":[63],"power":[64],"failure)":[65],"from":[66],"leaving":[67],"persistent":[68],"data":[69,118],"an":[71],"incoherent":[72],"state.":[73],"A":[74],"fresh":[75],"look":[76],"at":[77],"management":[79,103],"approaches":[80],"system":[83],"stack":[84],"required":[86],"fully":[88],"utilize":[89],"NVRAM.":[91],"In":[92],"this":[93],"paper,":[94],"we":[95],"carefully":[96],"assess":[97],"NVRAM-related":[99],"access":[101],"challenges,":[104],"its":[105],"implication":[106],"application":[108],"level":[109],"programming,":[110],"examine":[112],"suitability":[114],"tree-based":[116],"read-only":[117],"chunks":[119],"programming.":[122]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}