{"id":"https://openalex.org/W2915521883","doi":"https://doi.org/10.1145/3289602.3294002","title":"Enhancing Butterfly Fat Tree NoCs for FPGAs with Lightweight Flow Control","display_name":"Enhancing Butterfly Fat Tree NoCs for FPGAs with Lightweight Flow Control","publication_year":2019,"publication_date":"2019-02-20","ids":{"openalex":"https://openalex.org/W2915521883","doi":"https://doi.org/10.1145/3289602.3294002","mag":"2915521883"},"language":"en","primary_location":{"id":"doi:10.1145/3289602.3294002","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3294002","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004195786","display_name":"Gurshaant Malik","orcid":"https://orcid.org/0000-0002-7780-5267"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Gurshaant Singh Malik","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015534628","display_name":"Nachiket Kapre","orcid":"https://orcid.org/0000-0002-2187-0406"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Nachiket Kapre","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5004195786"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.8843,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75596479,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"308","last_page":"308"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.77691650390625},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6128469705581665},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5955359935760498},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5607502460479736},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5305600166320801},{"id":"https://openalex.org/keywords/deflection-routing","display_name":"Deflection routing","score":0.49067652225494385},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.49032023549079895},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4816123843193054},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4811740815639496},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.44188961386680603},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4386240839958191},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2133719027042389},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.14896246790885925},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10061413049697876}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.77691650390625},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6128469705581665},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5955359935760498},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5607502460479736},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5305600166320801},{"id":"https://openalex.org/C2781404978","wikidata":"https://www.wikidata.org/wiki/Q5251653","display_name":"Deflection routing","level":5,"score":0.49067652225494385},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.49032023549079895},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4816123843193054},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4811740815639496},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.44188961386680603},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4386240839958191},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2133719027042389},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.14896246790885925},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10061413049697876},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3289602.3294002","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3294002","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1999351838","https://openalex.org/W2293437742","https://openalex.org/W2540538829","https://openalex.org/W2063918256","https://openalex.org/W1493565963","https://openalex.org/W2085433111","https://openalex.org/W2277086427","https://openalex.org/W2183601056","https://openalex.org/W2078098234","https://openalex.org/W3181416725"],"abstract_inverted_index":{"FPGA":[0,18,50],"overlay":[1],"networks-on-chip":[2],"(NoCs)":[3],"based":[4],"on":[5,25,53,79],"Butterfly":[6,102],"Fat":[7,103],"Tree":[8],"(BFT)":[9],"topology":[10],"and":[11,23,32,35,41,77,138,161,168,202,220,226,232],"lightweight":[12,49,106],"flow":[13,107],"control":[14,108],"can":[15,63,109],"outperform":[16],"state-of-the-art":[17],"NoCs,":[19,173],"such":[20,27,37,60,71],"as":[21,28,38,61,72],"Hoplite":[22],"others,":[24],"metrics":[26],"throughput,":[29],"latency,":[30],"cost":[31,115],"power":[33,178],"efficiency,":[34],"features":[36,70,93,112],"in-order":[39,73],"delivery":[40,44,80],"bounded":[42],"packet":[43],"times.":[45,81],"On":[46,82],"one":[47],"hand,":[48,85],"NoCs":[51,88],"built":[52],"the":[54,83,122,188,192],"principle":[55],"of":[56,191,211],"bufferless":[57],"deflection":[58],"routing,":[59],"Hoplite,":[62],"deliver":[64,110,165],"low-LUT-cost":[65],"implementations":[66,210],"but":[67,94],"sacrifice":[68],"crucial":[69],"delivery,":[74],"livelock":[75],"freedom,":[76],"bounds":[78],"other":[84],"capable":[86],"conventional":[87],"like":[89],"CONNECT":[90],"provide":[91],"these":[92,111,212],"are":[95],"significantly":[96,175],"more":[97],"expensive":[98],"in":[99,230],"LUT":[100],"cost.":[101],"Trees":[104],"with":[105,128,133],"at":[113,142,238],"medium":[114],"while":[116,174,236],"providing":[117],"bandwidth":[118,189],"configuration":[119],"flexibility":[120],"to":[121,145,164,182,195],"developer.":[123],"We":[124,152,185,206],"design":[125],"FPGA-friendly":[126],"routers":[127,213],"(1)":[129],"latency-insensitive":[130],"interfaces,":[131],"coupled":[132],"(2)":[134],"deterministic":[135],"routing":[136],"policy,":[137],"(3)":[139],"round-robin":[140],"scheduling":[141],"NoC":[143,155,198],"ports":[144],"develop":[146],"switches":[147,228],"that":[148,222],"take":[149],"311-375":[150],"LUTs/router.":[151],"evaluate":[153,208],"our":[154],"under":[156],"various":[157],"conditions":[158],"including":[159],"synthetic":[160],"real-world":[162],"workloads":[163],"resource-proportional":[166],"throughput":[167],"latency":[169],"wins":[170],"over":[171],"competing":[172],"improving":[176],"dynamic":[177],"consumption":[179],"when":[180],"compared":[181],"deflection-routed":[183],"NoCs.":[184],"also":[186,207],"explore":[187],"customizability":[190],"BFT":[193,224],"organization":[194],"identify":[196],"best":[197],"configurations":[199],"for":[200],"resource-constrained":[201],"application-requirement":[203],"constrained":[204],"scenarios.":[205],"hard":[209],"using":[214],"TSMC":[215],"65nm":[216],"standard":[217],"cell":[218],"technology":[219],"observe":[221],"128b":[223],"t":[225],"pi":[227],"fit":[229],"123x122\u03bc":[231],"147x147\u03bc":[233],"tile":[234],"sizes":[235],"operating":[237],"1GHz.":[239]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}