{"id":"https://openalex.org/W2906659474","doi":"https://doi.org/10.1145/3289602.3293981","title":"PVT-Aware Sensing and Voltage Scaling for Energy Efficient FPGAs","display_name":"PVT-Aware Sensing and Voltage Scaling for Energy Efficient FPGAs","publication_year":2019,"publication_date":"2019-02-20","ids":{"openalex":"https://openalex.org/W2906659474","doi":"https://doi.org/10.1145/3289602.3293981","mag":"2906659474"},"language":"en","primary_location":{"id":"doi:10.1145/3289602.3293981","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://pure.manchester.ac.uk/ws/files/82756536/FPGA_abstract_sample_final.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060953706","display_name":"Konstantinos Maragos","orcid":"https://orcid.org/0000-0001-7684-1111"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Konstantinos Maragos","raw_affiliation_strings":["National Technical University of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053524294","display_name":"George Lentaris","orcid":"https://orcid.org/0000-0003-1664-8648"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Lentaris","raw_affiliation_strings":["National Technical University of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Soudris","raw_affiliation_strings":["National Technical University of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["The University of Manchester, Manchester, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Manchester, Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"190","last_page":"190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7410029172897339},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6613566875457764},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6100794076919556},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5884004831314087},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.5587843656539917},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5484748482704163},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5188575983047485},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.513608455657959},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39373189210891724},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3645806908607483},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33763977885246277},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18240275979042053},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15556660294532776}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7410029172897339},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6613566875457764},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6100794076919556},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5884004831314087},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.5587843656539917},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5484748482704163},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5188575983047485},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.513608455657959},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39373189210891724},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3645806908607483},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33763977885246277},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18240275979042053},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15556660294532776},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3289602.3293981","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/b3fc87f7-a9cb-46e8-9c8a-0625c95619b5","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/b3fc87f7-a9cb-46e8-9c8a-0625c95619b5","pdf_url":"https://pure.manchester.ac.uk/ws/files/82756536/FPGA_abstract_sample_final.pdf","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Maragos, K, Lentaris, G, Soudris, D & Pavlidis, V 2018, 'PVT-Aware Sensing and Voltage Scaling for Energy Efficient FPGAs', International Symposium on Field-Programmable Gate Arrays, United States, 24/02/19 - 26/02/19.","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:pure.atira.dk:publications/b3fc87f7-a9cb-46e8-9c8a-0625c95619b5","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/pvtaware-sensing-and-voltage-scaling-for-energy-efficient-fpgas(b3fc87f7-a9cb-46e8-9c8a-0625c95619b5).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:publications/b3fc87f7-a9cb-46e8-9c8a-0625c95619b5","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/b3fc87f7-a9cb-46e8-9c8a-0625c95619b5","pdf_url":"https://pure.manchester.ac.uk/ws/files/82756536/FPGA_abstract_sample_final.pdf","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Maragos, K, Lentaris, G, Soudris, D & Pavlidis, V 2018, 'PVT-Aware Sensing and Voltage Scaling for Energy Efficient FPGAs', International Symposium on Field-Programmable Gate Arrays, United States, 24/02/19 - 26/02/19.","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W2906659474.pdf"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2352017551","https://openalex.org/W2349666940","https://openalex.org/W2377087316","https://openalex.org/W4308216800","https://openalex.org/W2384717299","https://openalex.org/W2375677847","https://openalex.org/W2353364150","https://openalex.org/W2383668268","https://openalex.org/W2350861609","https://openalex.org/W3160450098"],"abstract_inverted_index":{"In":[0,86,208],"this":[1],"work":[2],"we":[3,227],"introduce":[4],"a":[5,33,45,152,191,212],"method":[6,30],"to":[7,57,75,126,164,196,230],"improve":[8],"the":[9,13,18,24,40,52,55,71,77,83,89,92,96,100,104,111,114,121,128,137,162,169,172,198,203,206,242],"energy":[10],"efficiency":[11],"of":[12,48,54,69,82,91,99,103,110,151,161,205,214],"FPGA":[14,56,155],"devices":[15],"by":[16,23,180],"reducing":[17],"pessimistic":[19],"operation":[20,174],"guardbands":[21],"posed":[22],"commercial":[25],"EDA":[26],"tools.":[27],"The":[28,67,107,131,159,187],"proposed":[29],"bases":[31],"on":[32,211],"voltage":[34,61,193,200],"scaling":[35,194],"scheme":[36,195],"that":[37,87],"reliably":[38],"decreases":[39],"supply":[41,199],"voltage.":[42],"We":[43],"deploy":[44],"uniform":[46],"network":[47,94,133],"delay-based":[49],"sensors":[50,72,112,163],"across":[51,120],"fabric":[53,122],"sense":[58],"all":[59,70,165],"process,":[60],"and":[62,123,168,184,201,220],"temperature":[63],"variation":[64],"(PVT)":[65],"effects.":[66],"delay":[68,81],"is":[73,134,175],"calibrated":[74],"match":[76],"worst":[78],"critical":[79],"path":[80],"target":[84,105],"application.":[85,106],"respect,":[88],"monitoring":[90],"sensor":[93,132],"enables":[95],"indirect":[97],"assessment":[98],"functional":[101],"integrity":[102],"distributed":[108],"placement":[109],"provides":[113],"desired":[115],"sensitivity":[116,160],"with":[117,144,171],"appropriate":[118],"granularity":[119],"allows":[124],"us":[125],"consider":[127],"worst-case":[129],"scenario.":[130],"integrated":[135],"during":[136],"development":[138],"cycle":[139],"as":[140],"ready-to-use":[141],"software":[142],"IP":[143],"negligible":[145],"resource":[146],"overhead,":[147],"for":[148,156,235],"example,":[149],"1-2%":[150],"Zynq":[153],"XC7Z020":[154,217],"10":[157],"sensors.":[158],"PVT":[166],"variations":[167],"correlation":[170],"application":[173],"verified":[176],"through":[177],"extensive":[178],"testing":[179],"using":[181],"multiple":[182],"FPGAs":[183,219],"realistic":[185,221],"benchmarks.":[186],"aforementioned":[188],"approach":[189],"facilitates":[190],"closed-loop":[192],"regulate":[197],"reduce":[202],"power":[204,234],"system.":[207],"our":[209],"experiments":[210],"set":[213],"28nm":[215],"Xilinx":[216],"SoC":[218],"digital":[222],"signal":[223],"processing":[224],"(DSP)":[225],"benchmarks,":[226],"demonstrate":[228],"up":[229],"27.2%":[231],"decrease":[232,237],"in":[233,238],"13%":[236],"voltage,":[239],"while":[240],"retaining":[241],"nominal":[243],"timing":[244],"performance.":[245]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}