{"id":"https://openalex.org/W2916408457","doi":"https://doi.org/10.1145/3289602.3293955","title":"Transistor-Level Optimization Methodology for GRM FPGA Interconnect Circuits","display_name":"Transistor-Level Optimization Methodology for GRM FPGA Interconnect Circuits","publication_year":2019,"publication_date":"2019-02-20","ids":{"openalex":"https://openalex.org/W2916408457","doi":"https://doi.org/10.1145/3289602.3293955","mag":"2916408457"},"language":"en","primary_location":{"id":"doi:10.1145/3289602.3293955","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101963402","display_name":"Zhengjie Li","orcid":"https://orcid.org/0000-0002-2918-2800"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhengjie Li","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078819157","display_name":"Yuanlong Xiao","orcid":"https://orcid.org/0000-0002-3749-2729"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanlong Xiao","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110839622","display_name":"Yufan Zhang","orcid":"https://orcid.org/0000-0002-7114-3485"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yufan Zhang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041398818","display_name":"Yunbing Pang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunbing Pang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100370463","display_name":"Jian Wang","orcid":"https://orcid.org/0000-0002-5421-5678"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Wang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081419061","display_name":"Jinmei Lai","orcid":"https://orcid.org/0009-0003-5238-4720"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinmei Lai","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01085359,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"121","last_page":"121"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6175479888916016},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5859794616699219},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5623121857643127},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5102500915527344},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4835526645183563},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46503040194511414},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.41230159997940063},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33403339982032776},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23722821474075317},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21493417024612427},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1419547200202942}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6175479888916016},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5859794616699219},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5623121857643127},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5102500915527344},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4835526645183563},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46503040194511414},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41230159997940063},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33403339982032776},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23722821474075317},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21493417024612427},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1419547200202942},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3289602.3293955","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3011443213","https://openalex.org/W298517545","https://openalex.org/W4312291060","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W127342102","https://openalex.org/W3157359390","https://openalex.org/W2351616294","https://openalex.org/W4249035840","https://openalex.org/W2766970861"],"abstract_inverted_index":{"Due":[0],"to":[1,39,79,157,208],"its":[2],"dominance":[3],"in":[4],"the":[5,12,46,60,68,83,89,104,161,187,201],"whole":[6],"chip":[7],"area,":[8,45],"power":[9],"and":[10,42,53,62,75,88,103,198],"delay,":[11],"FPGA":[13,34],"interconnect":[14,35,92,110],"circuits":[15],"are":[16,56],"traditionally":[17],"designed":[18],"by":[19,167],"full":[20],"custom":[21],"design":[22,159,189,196,203],"method.":[23],"We":[24,133],"present":[25],"an":[26],"automated":[27],"transistor-level":[28],"sizing":[29,174],"optimization":[30,143,192,204],"methodology":[31,193],"for":[32,139],"GRM":[33],"circuits.":[36,93],"In":[37],"order":[38],"get":[40,59],"accurate":[41,61],"effective":[43,63],"predicated":[44],"commonly":[47],"used":[48],"diffusion":[49],"sharing,":[50],"transistor":[51,173],"folding":[52],"inputs":[54],"sharing":[55],"considered.":[57],"To":[58,94],"delay":[64,151],"value,":[65],"we":[66,98,145],"avoid":[67],"inaccuracy":[69],"of":[70,128],"using":[71],"linear":[72],"device":[73],"model,":[74],"use":[76,134],"two":[77],"schemes":[78],"build":[80],"wire":[81,84,90],"model:":[82],"within":[85],"a":[86,113],"circuit":[87,111,202],"between":[91],"decrease":[95,166],"simulation":[96],"time,":[97],"propose":[99],"multi-thread":[100],"acceleration":[101],"method":[102],"Minimum-Final-Delay":[105],"(MFD)":[106],"algorithm":[107,123],"which":[108],"optimizes":[109],"as":[112],"whole,":[114],"not":[115],"separated":[116],"part.":[117],"For":[118,141,171],"switch":[119],"box":[120],"optimization,":[121],"MFD":[122],"requires":[124],"38%":[125],"less":[126],"number":[127],"simulations":[129],"than":[130,183],"COFFE's":[131],"algorithm.":[132],"65nm":[135],"CMOS":[136],"process":[137],"technology":[138],"evaluation.":[140],"different":[142,172],"strategy,":[144],"emphasize":[146],"either":[147],"representative":[148],"critical":[149],"path":[150],"or":[152],"overall":[153],"layout":[154],"area.":[155],"Compare":[156],"full-custom":[158],"method,":[160,190],"global":[162],"cost":[163],"can":[164,178],"be":[165,179],"3%":[168],"~":[169,180],"17%.":[170],"combinations,":[175],"10/50":[176],"threads":[177],"9X/15X":[181],"faster":[182],"single-thread.":[184],"Compared":[185],"with":[186],"manual":[188],"our":[191],"explores":[194],"larger":[195],"space,":[197],"it":[199],"decreases":[200],"time":[205],"from":[206],"months":[207],"hours.":[209]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}