{"id":"https://openalex.org/W2910218719","doi":"https://doi.org/10.1145/3287624.3288755","title":"Runtime reconfigurable memory hierarchy in embedded scalable platforms","display_name":"Runtime reconfigurable memory hierarchy in embedded scalable platforms","publication_year":2019,"publication_date":"2019-01-18","ids":{"openalex":"https://openalex.org/W2910218719","doi":"https://doi.org/10.1145/3287624.3288755","mag":"2910218719"},"language":"en","primary_location":{"id":"doi:10.1145/3287624.3288755","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3287624.3288755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027759717","display_name":"Davide Giri","orcid":"https://orcid.org/0000-0003-4101-4516"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Davide Giri","raw_affiliation_strings":["Columbia University"],"affiliations":[{"raw_affiliation_string":"Columbia University","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086890914","display_name":"Paolo Mantovani","orcid":"https://orcid.org/0000-0002-1901-8732"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paolo Mantovani","raw_affiliation_strings":["Columbia University"],"affiliations":[{"raw_affiliation_string":"Columbia University","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009992367","display_name":"Luca P. Carloni","orcid":"https://orcid.org/0000-0001-5600-8931"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luca P. Carloni","raw_affiliation_strings":["Columbia University"],"affiliations":[{"raw_affiliation_string":"Columbia University","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5027759717"],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":0.9631,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71484477,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"719","last_page":"726"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8663687705993652},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7003048658370972},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6460542678833008},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5444669723510742},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5172646641731262},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.4891393482685089},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4882943630218506},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4582192003726959},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4358980059623718},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.4303937554359436},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.24415737390518188}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8663687705993652},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7003048658370972},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6460542678833008},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5444669723510742},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5172646641731262},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.4891393482685089},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4882943630218506},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4582192003726959},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4358980059623718},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.4303937554359436},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.24415737390518188}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3287624.3288755","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3287624.3288755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1489054347","https://openalex.org/W1926668751","https://openalex.org/W1974274517","https://openalex.org/W1986440187","https://openalex.org/W1997113918","https://openalex.org/W2000188956","https://openalex.org/W2019254738","https://openalex.org/W2047128179","https://openalex.org/W2085125624","https://openalex.org/W2098156582","https://openalex.org/W2104345864","https://openalex.org/W2158190559","https://openalex.org/W2160642395","https://openalex.org/W2170293694","https://openalex.org/W2296236528","https://openalex.org/W2333603443","https://openalex.org/W2397193845","https://openalex.org/W2405218842","https://openalex.org/W2530616559","https://openalex.org/W2537803004","https://openalex.org/W2548579001","https://openalex.org/W2561995440","https://openalex.org/W2581963022","https://openalex.org/W2613639279","https://openalex.org/W2884874829","https://openalex.org/W2899391615","https://openalex.org/W2900224194","https://openalex.org/W4233749681","https://openalex.org/W4300853077","https://openalex.org/W4312364354"],"related_works":["https://openalex.org/W96612179","https://openalex.org/W2770234245","https://openalex.org/W986318368","https://openalex.org/W2000785801","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W1975522091","https://openalex.org/W2140286994"],"abstract_inverted_index":{"In":[0],"heterogeneous":[1],"systems-on-chip,":[2],"the":[3,7,33,43,51,59,74,87],"optimal":[4],"choice":[5],"of":[6,35,45,50,76,89,94],"cache-coherence":[8],"model":[9],"for":[10,66],"a":[11,27,77],"loosely-coupled":[12],"accelerator":[13],"may":[14],"vary":[15],"at":[16],"each":[17],"invocation,":[18],"depending":[19],"on":[20,42],"workload":[21],"and":[22,47,54,79,97],"system":[23,81],"status.":[24],"We":[25,57],"propose":[26],"runtime":[28],"adaptive":[29],"algorithm":[30,60],"to":[31],"manage":[32],"coherence":[34],"accelerators.":[36],"The":[37],"algorithm's":[38],"choices":[39],"are":[40],"based":[41],"combination":[44],"static":[46],"dynamic":[48],"features":[49],"active":[52],"accelerators":[53],"their":[55],"workloads.":[56],"evaluate":[58],"by":[61],"leveraging":[62],"our":[63,90],"FPGA-based":[64],"platform":[65],"rapid":[67],"SoC":[68],"prototyping.":[69],"Experimental":[70],"results,":[71],"obtained":[72],"through":[73],"deployment":[75],"multi-core":[78],"multi-accelerator":[80],"that":[82],"runs":[83],"Linux":[84],"SMP,":[85],"show":[86],"benefits":[88],"approach":[91],"in":[92],"terms":[93],"execution":[95],"time":[96],"memory":[98],"accesses.":[99]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}