{"id":"https://openalex.org/W2908276763","doi":"https://doi.org/10.1145/3240302.3240314","title":"Tackling memory access latency through DRAM row management","display_name":"Tackling memory access latency through DRAM row management","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2908276763","doi":"https://doi.org/10.1145/3240302.3240314","mag":"2908276763"},"language":"en","primary_location":{"id":"doi:10.1145/3240302.3240314","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3240302.3240314","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039617470","display_name":"Sriseshan Srikanth","orcid":"https://orcid.org/0000-0001-9203-8011"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sriseshan Srikanth","raw_affiliation_strings":["Georgia Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013984674","display_name":"Lavanya Subramanian","orcid":"https://orcid.org/0000-0001-9809-3361"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lavanya Subramanian","raw_affiliation_strings":["Intel Labs"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036799188","display_name":"Sreenivas Subramoney","orcid":"https://orcid.org/0000-0001-5372-0173"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sreenivas Subramoney","raw_affiliation_strings":["Intel Labs"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091080889","display_name":"Thomas M. Conte","orcid":"https://orcid.org/0000-0001-7037-2377"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thomas M. Conte","raw_affiliation_strings":["Georgia Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100371015","display_name":"Hong Wang","orcid":"https://orcid.org/0009-0008-2874-2168"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hong Wang","raw_affiliation_strings":["Intel Labs"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1015,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.7601588,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"137","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8113765716552734},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.7103501558303833},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6578203439712524},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6341380476951599},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6194256544113159},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6134523153305054},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.563813328742981},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5195222496986389},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.41600221395492554},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2502301335334778},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.22820016741752625},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21507680416107178},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.19867244362831116},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.11515510082244873},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09025999903678894}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8113765716552734},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.7103501558303833},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6578203439712524},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6341380476951599},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6194256544113159},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6134523153305054},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.563813328742981},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5195222496986389},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.41600221395492554},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2502301335334778},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.22820016741752625},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21507680416107178},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.19867244362831116},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.11515510082244873},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09025999903678894}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3240302.3240314","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3240302.3240314","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/10","display_name":"Reduced inequalities","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W75030113","https://openalex.org/W104390747","https://openalex.org/W310215264","https://openalex.org/W1498525413","https://openalex.org/W1505269380","https://openalex.org/W1551993571","https://openalex.org/W1983213401","https://openalex.org/W1988608967","https://openalex.org/W1992487929","https://openalex.org/W1993488239","https://openalex.org/W2034861439","https://openalex.org/W2038212693","https://openalex.org/W2056200836","https://openalex.org/W2082927749","https://openalex.org/W2101738713","https://openalex.org/W2103330947","https://openalex.org/W2113441357","https://openalex.org/W2115172404","https://openalex.org/W2129991978","https://openalex.org/W2134633067","https://openalex.org/W2140980291","https://openalex.org/W2142875853","https://openalex.org/W2143285027","https://openalex.org/W2150143212","https://openalex.org/W2158620667","https://openalex.org/W2159767828","https://openalex.org/W2159908132","https://openalex.org/W2170257519","https://openalex.org/W2233523872","https://openalex.org/W2234679013","https://openalex.org/W2256730165","https://openalex.org/W2331766458","https://openalex.org/W2332254524","https://openalex.org/W2542815272","https://openalex.org/W2763017270","https://openalex.org/W2766928700","https://openalex.org/W2771439486","https://openalex.org/W3102248279","https://openalex.org/W3147974890","https://openalex.org/W4234453167","https://openalex.org/W4239813889","https://openalex.org/W4243225647"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W2950041399","https://openalex.org/W1992487929","https://openalex.org/W2083934844"],"abstract_inverted_index":{"Memory":[0],"latency":[1,61,101],"is":[2,40,89,93],"a":[3,31,68,87,94],"critical":[4],"bottleneck":[5],"in":[6,27],"today's":[7],"systems.":[8],"The":[9,35],"organization":[10,39],"of":[11,25,37,75],"the":[12,45,64,73,76,82,99],"DRAM":[13,65],"main":[14],"memory":[15],"necessitates":[16],"sensing":[17],"and":[18,71],"reading":[19],"an":[20],"entire":[21],"row":[22,47,78,88],"(around":[23],"4KB)":[24],"data":[26],"order":[28],"to":[29,44,56,62,105],"access":[30,70,100],"single":[32],"cache":[33],"block.":[34],"benefit":[36],"this":[38],"that":[41,97],"subsequent":[42,69],"accesses":[43,55],"same":[46],"can":[48],"be":[49],"served":[50],"faster":[51],"(row":[52,79],"hits).":[53],"However,":[54],"other":[57],"rows":[58],"incur":[59],"high":[60],"prepare":[63],"bank":[66],"for":[67,92],"read":[72],"contents":[74],"new":[77],"conflicts).":[80],"Therefore,":[81],"decision":[83],"on":[84],"how":[85],"long":[86],"held":[90],"open":[91],"key":[95],"factor":[96],"determines":[98],"incurred":[102],"by":[103],"requests":[104],"memory.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}