{"id":"https://openalex.org/W2809242192","doi":"https://doi.org/10.1145/3210377.3210656","title":"Brief Announcement","display_name":"Brief Announcement","publication_year":2018,"publication_date":"2018-07-11","ids":{"openalex":"https://openalex.org/W2809242192","doi":"https://doi.org/10.1145/3210377.3210656","mag":"2809242192"},"language":"en","primary_location":{"id":"doi:10.1145/3210377.3210656","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3210377.3210656","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3210377.3210656","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th on Symposium on Parallelism in Algorithms and Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3210377.3210656","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015298045","display_name":"Ellis Giles","orcid":"https://orcid.org/0000-0002-0247-3587"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ellis Giles","raw_affiliation_strings":["Rice University, Houston, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016173449","display_name":"Kshitij Doshi","orcid":"https://orcid.org/0000-0002-1927-3995"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kshitij Doshi","raw_affiliation_strings":["Intel Corporation, Phoenix, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Phoenix, AZ, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081334414","display_name":"Peter Varman","orcid":"https://orcid.org/0000-0001-6887-1644"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Varman","raw_affiliation_strings":["Rice University, Houston, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015298045"],"corresponding_institution_ids":["https://openalex.org/I74775410"],"apc_list":null,"apc_paid":null,"fwci":0.1954,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56197995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"227","last_page":"230"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8241395950317383},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.8010751008987427},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.6116644740104675},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.513931930065155},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5098735094070435},{"id":"https://openalex.org/keywords/concurrency-control","display_name":"Concurrency control","score":0.5045536756515503},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.47606390714645386},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.46930909156799316},{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.45951569080352783},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.45508626103401184},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43031615018844604},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.2734220623970032},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16287288069725037},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11199519038200378}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8241395950317383},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.8010751008987427},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.6116644740104675},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.513931930065155},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5098735094070435},{"id":"https://openalex.org/C84511453","wikidata":"https://www.wikidata.org/wiki/Q2914952","display_name":"Concurrency control","level":3,"score":0.5045536756515503},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.47606390714645386},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.46930909156799316},{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.45951569080352783},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.45508626103401184},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43031615018844604},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.2734220623970032},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16287288069725037},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11199519038200378},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3210377.3210656","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3210377.3210656","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3210377.3210656","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th on Symposium on Parallelism in Algorithms and Architectures","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3210377.3210656","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3210377.3210656","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3210377.3210656","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th on Symposium on Parallelism in Algorithms and Architectures","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3392820617","display_name":"XPS: EXPL: FP: Architecture and Software for Scalable Persistent Memory","funder_award_id":"1439075","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2809242192.pdf","grobid_xml":"https://content.openalex.org/works/W2809242192.grobid-xml"},"referenced_works_count":13,"referenced_works":["https://openalex.org/W1494047080","https://openalex.org/W2099661831","https://openalex.org/W2113637091","https://openalex.org/W2113751407","https://openalex.org/W2290122798","https://openalex.org/W2316501305","https://openalex.org/W2407358971","https://openalex.org/W2579368542","https://openalex.org/W2593354228","https://openalex.org/W2623410014","https://openalex.org/W2737258911","https://openalex.org/W2764362928","https://openalex.org/W4244083566"],"related_works":["https://openalex.org/W2088444093","https://openalex.org/W133473147","https://openalex.org/W4252722439","https://openalex.org/W924353067","https://openalex.org/W2152491655","https://openalex.org/W2992926879","https://openalex.org/W1144911151","https://openalex.org/W2045742725","https://openalex.org/W2120193195","https://openalex.org/W2094214855"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2],"the":[3,39,80],"problem":[4],"of":[5,41],"creating":[6],"durable":[7],"transactions":[8,29],"in":[9,95,99],"byte-addressable":[10],"Non-Volatile":[11],"Memory":[12,15,21,50],"or":[13,59],"Persistent":[14,49],"(PM)":[16],"when":[17],"using":[18,76],"Hardware":[19],"Transactional":[20],"(HTM)-based":[22],"concurrency":[23],"control.":[24],"It":[25,90],"shows":[26],"how":[27],"HTM":[28,60,88],"can":[30],"be":[31],"ordered":[32],"correctly":[33],"and":[34,79,97],"atomically":[35],"into":[36],"PM":[37],"by":[38],"use":[40],"a":[42,48],"novel":[43],"software":[44],"protocol":[45],"combined":[46],"with":[47,85,101],"Controller,":[51],"without":[52],"requiring":[53],"changes":[54,68],"to":[55,69],"processor":[56,71],"cache":[57],"hardware":[58],"protocols.":[61],"In":[62],"contrast,":[63],"previous":[64],"approaches":[65],"require":[66],"significant":[67,93],"existing":[70],"microarchitectures.":[72],"Our":[73],"approach,":[74],"evaluated":[75],"both":[77],"micro-benchmarks":[78],"STAMP":[81],"suite":[82],"compares":[83],"well":[84],"standard":[86],"(volatile)":[87],"transactions.":[89],"also":[91],"yields":[92],"gains":[94],"throughput":[96],"latency":[98],"comparison":[100],"persistent":[102],"transactional":[103],"locking.":[104]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-26T08:31:28.666265","created_date":"2018-06-29T00:00:00"}