{"id":"https://openalex.org/W2770697997","doi":"https://doi.org/10.1145/3152821.3152880","title":"Exploiting Parallelism on GPUs and FPGAs with OmpSs","display_name":"Exploiting Parallelism on GPUs and FPGAs with OmpSs","publication_year":2017,"publication_date":"2017-09-09","ids":{"openalex":"https://openalex.org/W2770697997","doi":"https://doi.org/10.1145/3152821.3152880","mag":"2770697997"},"language":"en","primary_location":{"id":"doi:10.1145/3152821.3152880","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3152821.3152880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st Workshop on AutotuniNg and aDaptivity AppRoaches for Energy efficient HPC Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/329729","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011369407","display_name":"Jaume Bosch","orcid":"https://orcid.org/0000-0002-4040-3416"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]},{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Jaume Bosch","raw_affiliation_strings":["Barcelona Supercomputing Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Barcelona Supercomputing Center, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066925199","display_name":"Antonio Filgueras","orcid":"https://orcid.org/0000-0001-6071-3254"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Filgueras","raw_affiliation_strings":["Barcelona Supercomputing Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Barcelona Supercomputing Center, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091547255","display_name":"Miquel Vidal","orcid":"https://orcid.org/0000-0002-1973-8289"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]},{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Miquel Vidal","raw_affiliation_strings":["Barcelona Supercomputing Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Barcelona Supercomputing Center, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084498827","display_name":"Daniel Jim\u00e9nez-Gonz\u00e1lez","orcid":"https://orcid.org/0000-0001-6064-7883"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Daniel Jimenez-Gonzalez","raw_affiliation_strings":["Universitat Politecnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Universitat Politecnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020612955","display_name":"Carlos \u00c1lvarez","orcid":"https://orcid.org/0000-0003-0536-5183"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carlos Alvarez","raw_affiliation_strings":["Universitat Politecnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Universitat Politecnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074097057","display_name":"Xavier Martorell","orcid":"https://orcid.org/0000-0002-0417-3430"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Xavier Martorell","raw_affiliation_strings":["Universitat Politecnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Universitat Politecnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5011369407"],"corresponding_institution_ids":["https://openalex.org/I2799803557","https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":1.1558,"has_fulltext":true,"cited_by_count":9,"citation_normalized_percentile":{"value":0.80674882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8570764064788818},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.8061423897743225},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7816182374954224},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.703883707523346},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5746859312057495},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.5505646467208862},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5062369704246521},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4282761216163635},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.41499564051628113},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.24364981055259705},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1815393567085266},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10947984457015991}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8570764064788818},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.8061423897743225},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7816182374954224},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.703883707523346},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5746859312057495},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.5505646467208862},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5062369704246521},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4282761216163635},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.41499564051628113},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.24364981055259705},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1815393567085266},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10947984457015991},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3152821.3152880","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3152821.3152880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st Workshop on AutotuniNg and aDaptivity AppRoaches for Energy efficient HPC Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:upcommons.upc.edu:2117/329729","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/329729","pdf_url":"http://hdl.handle.net/2117/329729","source":{"id":"https://openalex.org/S4210207057","display_name":"QRU Quaderns de Recerca en Urbanisme","issn_l":"2014-9689","issn":["2014-9689","2385-6777"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322448","host_organization_name":"Q71272178","host_organization_lineage":["https://openalex.org/P4310322448"],"host_organization_lineage_names":["Q71272178"],"type":"journal"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"}],"best_oa_location":{"id":"pmh:oai:upcommons.upc.edu:2117/329729","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/329729","pdf_url":"http://hdl.handle.net/2117/329729","source":{"id":"https://openalex.org/S4210207057","display_name":"QRU Quaderns de Recerca en Urbanisme","issn_l":"2014-9689","issn":["2014-9689","2385-6777"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322448","host_organization_name":"Q71272178","host_organization_lineage":["https://openalex.org/P4310322448"],"host_organization_lineage_names":["Q71272178"],"type":"journal"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G178585038","display_name":null,"funder_award_id":"687698","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G2436365243","display_name":null,"funder_award_id":"2014-SGR-1051","funder_id":"https://openalex.org/F4320321505","funder_display_name":"Generalitat de Catalunya"},{"id":"https://openalex.org/G2837452919","display_name":null,"funder_award_id":"687698","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G3210734087","display_name":null,"funder_award_id":"645496","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G3222096693","display_name":null,"funder_award_id":"TIN2015-65316-P","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G4786115336","display_name":null,"funder_award_id":"-SGR-","funder_id":"https://openalex.org/F4320321505","funder_display_name":"Generalitat de Catalunya"},{"id":"https://openalex.org/G4937468798","display_name":null,"funder_award_id":"H2020","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G7096924396","display_name":null,"funder_award_id":"TIN2015-65316","funder_id":"https://openalex.org/F4320321505","funder_display_name":"Generalitat de Catalunya"},{"id":"https://openalex.org/G7212582229","display_name":null,"funder_award_id":"ICT-01-2014 GA 645496","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G7422144096","display_name":null,"funder_award_id":"GA 687698","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"},{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320321505","display_name":"Generalitat de Catalunya","ror":"https://ror.org/01bg62x04"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2770697997.pdf","grobid_xml":"https://content.openalex.org/works/W2770697997.grobid-xml"},"referenced_works_count":4,"referenced_works":["https://openalex.org/W89784728","https://openalex.org/W1970112521","https://openalex.org/W2000188956","https://openalex.org/W2142677441"],"related_works":["https://openalex.org/W2379153735","https://openalex.org/W3062287","https://openalex.org/W2380390332","https://openalex.org/W2046172023","https://openalex.org/W2972896947","https://openalex.org/W2170146914","https://openalex.org/W2742145873","https://openalex.org/W1537323515","https://openalex.org/W4293071059","https://openalex.org/W1941712353"],"abstract_inverted_index":{"This":[0],"paper":[1,115],"presents":[2],"the":[3,23,27,43,47,50,66,69,75,79,86,91,94,98,107,111,118,122,127],"OmpSs":[4,17,96,136],"approach":[5],"to":[6,45,56,73,82,105],"deal":[7],"with":[8,33],"heterogeneous":[9],"programming":[10,18],"on":[11,22,59,121,137],"GPU":[12],"and":[13,26,54,62,77],"FPGA":[14,63,103],"accelerators.":[15,64],"The":[16,39],"model":[19],"is":[20],"based":[21],"Mercurium":[24,40],"compiler":[25,34,41],"Nanos++":[28],"runtime.":[29],"Applications":[30],"are":[31],"annotated":[32],"directives":[35],"specifying":[36],"task-based":[37],"parallelism.":[38],"transforms":[42],"code":[44],"exploit":[46],"parallelism":[48],"in":[49,126],"SMP":[51],"host":[52],"cores,":[53],"also":[55],"spawn":[57],"work":[58],"CUDA/OpenCL":[60,67,88],"devices,":[61,68],"For":[65],"programmer":[70],"needs":[71],"only":[72],"insert":[74],"annotations":[76],"provide":[78],"kernel":[80],"function":[81],"be":[83],"compiled":[84],"by":[85],"native":[87],"compiler.":[89],"In":[90,113],"case":[92],"of":[93,134],"FPGAs,":[95],"uses":[97],"High-Level":[99],"Synthesis":[100],"tools":[101],"from":[102],"vendors":[104],"generate":[106],"IP":[108],"configurations":[109],"for":[110],"FPGA.":[112],"this":[114,138],"we":[116],"present":[117],"performance":[119],"obtained":[120],"matrix":[123],"multiply":[124],"benchmark":[125],"Xilinx":[128],"Zynq":[129],"Ultrascale+,":[130],"as":[131],"a":[132],"result":[133],"using":[135],"benchmark.":[139]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}