{"id":"https://openalex.org/W2765752319","doi":"https://doi.org/10.1145/3125502.3125545","title":"Exploring fast and slow memories in HMP core types","display_name":"Exploring fast and slow memories in HMP core types","publication_year":2017,"publication_date":"2017-10-15","ids":{"openalex":"https://openalex.org/W2765752319","doi":"https://doi.org/10.1145/3125502.3125545","mag":"2765752319"},"language":"en","primary_location":{"id":"doi:10.1145/3125502.3125545","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3125502.3125545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Twelfth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis Companion","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021165023","display_name":"Bryan Donyanavard","orcid":"https://orcid.org/0000-0002-6990-2577"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bryan Donyanavard","raw_affiliation_strings":["University of California"],"affiliations":[{"raw_affiliation_string":"University of California","institution_ids":["https://openalex.org/I2803209242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048890255","display_name":"Amir Mahdi Hosseini Monazzah","orcid":"https://orcid.org/0000-0002-0613-6844"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Amir Mahdi Hosseini Monazzah","raw_affiliation_strings":["Sharif University of Technology"],"affiliations":[{"raw_affiliation_string":"Sharif University of Technology","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056162335","display_name":"Tiago M\u00fcck","orcid":"https://orcid.org/0000-0002-6515-0312"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tiago M\u00fcck","raw_affiliation_strings":["University of California"],"affiliations":[{"raw_affiliation_string":"University of California","institution_ids":["https://openalex.org/I2803209242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007817952","display_name":"Nikil Dutt","orcid":"https://orcid.org/0000-0002-3060-8119"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikil Dutt","raw_affiliation_strings":["University of California"],"affiliations":[{"raw_affiliation_string":"University of California","institution_ids":["https://openalex.org/I2803209242"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5021165023"],"corresponding_institution_ids":["https://openalex.org/I2803209242"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51863317,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8024811744689941},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6533355712890625},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.631624698638916},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6290839314460754},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6187156438827515},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5972266793251038},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5913172364234924},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5592905282974243},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5130442380905151},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5126830339431763},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4508762061595917},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.26612088084220886},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25299492478370667},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2513423562049866},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19441351294517517}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8024811744689941},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6533355712890625},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.631624698638916},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6290839314460754},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6187156438827515},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5972266793251038},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5913172364234924},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5592905282974243},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5130442380905151},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5126830339431763},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4508762061595917},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.26612088084220886},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25299492478370667},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2513423562049866},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19441351294517517}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3125502.3125545","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3125502.3125545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Twelfth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis Companion","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W35708471","https://openalex.org/W1686420892","https://openalex.org/W1965063254","https://openalex.org/W2001942348","https://openalex.org/W2006483103","https://openalex.org/W2010202670","https://openalex.org/W2064977311","https://openalex.org/W2148830790","https://openalex.org/W2154553951","https://openalex.org/W2548789460","https://openalex.org/W2550478274","https://openalex.org/W2597766981","https://openalex.org/W2612442815","https://openalex.org/W4232751114"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2154109900","https://openalex.org/W3019064768","https://openalex.org/W15724499","https://openalex.org/W2350803493","https://openalex.org/W2532806932","https://openalex.org/W2243967874","https://openalex.org/W2380172837","https://openalex.org/W1981002423","https://openalex.org/W2007917904"],"abstract_inverted_index":{"Studies":[0],"have":[1],"shown":[2],"memory":[3,17,46,54,82],"and":[4,69,95],"computational":[5],"needs":[6,31],"vary":[7],"independently":[8],"across":[9],"applications.":[10],"Recent":[11],"work":[12],"has":[13],"explored":[14],"using":[15],"hybrid":[16,53],"technology":[18],"(SRAM+NVM)":[19],"in":[20,44,55],"on-chip":[21],"memories":[22],"of":[23,32,80,91],"multicore":[24,65],"processors":[25],"(CMPs)":[26],"to":[27,51],"support":[28],"the":[29,45,62,78],"varied":[30],"diverse":[33],"workloads.":[34,102],"Such":[35],"works":[36],"suggest":[37],"architectural":[38,67,75],"modifications":[39],"that":[40,58],"require":[41,73],"supplemental":[42],"management":[43],"hierarchy.":[47],"Instead,":[48],"we":[49],"propose":[50],"deploy":[52],"a":[56,89],"manner":[57],"integrates":[59],"seamlessly":[60],"with":[61,88],"existing":[63],"heterogeneous":[64],"(HMP)":[66],"model,":[68],"therefore":[70],"does":[71],"not":[72],"any":[74],"modification,":[76],"simply":[77],"integration":[79],"different":[81],"technologies":[83],"on-chip.":[84],"We":[85],"evaluate":[86],"platforms":[87],"combination":[90],"fast":[92],"(SRAM":[93],"cache)":[94,98],"slow":[96],"(STT-MRAM":[97],"core-types":[99],"for":[100],"mobile":[101]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}