{"id":"https://openalex.org/W2607067159","doi":"https://doi.org/10.1145/3050220.3050234","title":"P4FPGA","display_name":"P4FPGA","publication_year":2017,"publication_date":"2017-04-03","ids":{"openalex":"https://openalex.org/W2607067159","doi":"https://doi.org/10.1145/3050220.3050234","mag":"2607067159"},"language":"en","primary_location":{"id":"doi:10.1145/3050220.3050234","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3050220.3050234","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3050220.3050234?download=true","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Symposium on SDN Research","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3050220.3050234?download=true","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100452745","display_name":"Han Wang","orcid":"https://orcid.org/0000-0003-1238-9896"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Han Wang","raw_affiliation_strings":["Cornell University"],"affiliations":[{"raw_affiliation_string":"Cornell University","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017570270","display_name":"Robert Soul\u00e9","orcid":"https://orcid.org/0000-0002-2825-6660"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Robert Soul\u00e9","raw_affiliation_strings":["Universit\u00e0 della Svizzera italiana, Barefoot Networks"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 della Svizzera italiana, Barefoot Networks","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042145009","display_name":"Huynh Tu Dang","orcid":null},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Huynh Tu Dang","raw_affiliation_strings":["Universit\u00e0 della Svizzera italiana"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 della Svizzera italiana","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034352462","display_name":"Ki Suh Lee","orcid":"https://orcid.org/0000-0001-6419-2329"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ki Suh Lee","raw_affiliation_strings":["Cornell University"],"affiliations":[{"raw_affiliation_string":"Cornell University","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102900031","display_name":"Vishal Shrivastav","orcid":"https://orcid.org/0000-0003-2770-4799"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vishal Shrivastav","raw_affiliation_strings":["Cornell University"],"affiliations":[{"raw_affiliation_string":"Cornell University","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013378091","display_name":"Nate Foster","orcid":"https://orcid.org/0000-0002-6557-684X"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nate Foster","raw_affiliation_strings":["Cornell University, Barefoot Networks"],"affiliations":[{"raw_affiliation_string":"Cornell University, Barefoot Networks","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006508602","display_name":"Hakim Weatherspoon","orcid":"https://orcid.org/0000-0002-6361-7687"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hakim Weatherspoon","raw_affiliation_strings":["Cornell University"],"affiliations":[{"raw_affiliation_string":"Cornell University","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5100452745"],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":15.7189,"has_fulltext":true,"cited_by_count":148,"citation_normalized_percentile":{"value":0.99562363,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"122","last_page":"135"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8934428691864014},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8635374307632446},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5153393149375916},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4839077889919281},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44189056754112244},{"id":"https://openalex.org/keywords/interprocedural-optimization","display_name":"Interprocedural optimization","score":0.43873047828674316},{"id":"https://openalex.org/keywords/compiler-correctness","display_name":"Compiler correctness","score":0.4317783713340759},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4281246066093445},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.425091952085495},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42300641536712646},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3820304274559021},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32698941230773926},{"id":"https://openalex.org/keywords/loop-optimization","display_name":"Loop optimization","score":0.23316404223442078},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.09123408794403076}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8934428691864014},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8635374307632446},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5153393149375916},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4839077889919281},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44189056754112244},{"id":"https://openalex.org/C111564260","wikidata":"https://www.wikidata.org/wiki/Q4288856","display_name":"Interprocedural optimization","level":5,"score":0.43873047828674316},{"id":"https://openalex.org/C68366613","wikidata":"https://www.wikidata.org/wiki/Q5156378","display_name":"Compiler correctness","level":3,"score":0.4317783713340759},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4281246066093445},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.425091952085495},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42300641536712646},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3820304274559021},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32698941230773926},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.23316404223442078},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.09123408794403076}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3050220.3050234","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3050220.3050234","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3050220.3050234?download=true","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Symposium on SDN Research","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3050220.3050234","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3050220.3050234","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3050220.3050234?download=true","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Symposium on SDN Research","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G2165582248","display_name":null,"funder_award_id":"644866","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G2957910495","display_name":null,"funder_award_id":"1440744","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G4956428346","display_name":null,"funder_award_id":"Horizon 2020 research and innovatio","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G5036817778","display_name":null,"funder_award_id":"European Union's Horizon 2020 research and innov","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G6093696131","display_name":null,"funder_award_id":"1422544","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6538948389","display_name":null,"funder_award_id":"1053757","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7842005466","display_name":null,"funder_award_id":"Horizon 2020","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G7896124695","display_name":null,"funder_award_id":"D11AP00266","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G8633428685","display_name":null,"funder_award_id":"European Union's Horizon 2020 research and innovat","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307791","display_name":"Cisco Systems","ror":"https://ror.org/03yt1ez60"},{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2607067159.pdf","grobid_xml":"https://content.openalex.org/works/W2607067159.grobid-xml"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W1435603161","https://openalex.org/W1980328920","https://openalex.org/W1994926493","https://openalex.org/W2039146729","https://openalex.org/W2040882418","https://openalex.org/W2049489754","https://openalex.org/W2059244051","https://openalex.org/W2072811945","https://openalex.org/W2075854425","https://openalex.org/W2103798154","https://openalex.org/W2133156997","https://openalex.org/W2134519279","https://openalex.org/W2135300877","https://openalex.org/W2173966303","https://openalex.org/W2293374899","https://openalex.org/W2483929120","https://openalex.org/W2491015902","https://openalex.org/W2504074749","https://openalex.org/W2542635631","https://openalex.org/W2576670572","https://openalex.org/W2606618422","https://openalex.org/W4239923192","https://openalex.org/W4256629673","https://openalex.org/W6662817310"],"related_works":["https://openalex.org/W4246454774","https://openalex.org/W2121223013","https://openalex.org/W2169584677","https://openalex.org/W2094199724","https://openalex.org/W4232954277","https://openalex.org/W2083681681","https://openalex.org/W4220800565","https://openalex.org/W4240253816","https://openalex.org/W2749133591","https://openalex.org/W3000589862"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"P4FPGA,":[3],"a":[4,29],"new":[5],"tool":[6],"for":[7],"developing":[8],"and":[9,19],"evaluating":[10],"data":[11],"plane":[12],"applications.":[13],"P4FPGA":[14,36],"is":[15],"an":[16],"open-source":[17],"compiler":[18,22,27],"runtime.":[20],"The":[21],"extends":[23],"the":[24,43,46],"P4.org":[25],"reference":[26],"with":[28],"custom":[30],"backend":[31],"that":[32],"generates":[33],"FPGA":[34],"code.":[35],"supports":[37],"different":[38],"architecture":[39],"configurations,":[40],"depending":[41],"on":[42],"needs":[44],"of":[45],"particular":[47],"application.":[48]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":15},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":17},{"year":2022,"cited_by_count":13},{"year":2021,"cited_by_count":23},{"year":2020,"cited_by_count":20},{"year":2019,"cited_by_count":23},{"year":2018,"cited_by_count":21},{"year":2017,"cited_by_count":4}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2017-04-28T00:00:00"}