{"id":"https://openalex.org/W2402693132","doi":"https://doi.org/10.1145/2890498","title":"Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement","display_name":"Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement","publication_year":2016,"publication_date":"2016-05-27","ids":{"openalex":"https://openalex.org/W2402693132","doi":"https://doi.org/10.1145/2890498","mag":"2402693132"},"language":"en","primary_location":{"id":"doi:10.1145/2890498","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2890498","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/223318","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Adam Teman","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Bar-Ilan University, Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Bar-Ilan University, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026324911","display_name":"Pascal Meinerzhagen","orcid":"https://orcid.org/0000-0002-5444-5772"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Pascal Meinerzhagen","raw_affiliation_strings":["Bar-Ilan University, Ramat Gan, Israel"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["University of Bologna, ETH-Zurich, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, ETH-Zurich, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5026444183"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":4.2839,"has_fulltext":false,"cited_by_count":57,"citation_normalized_percentile":{"value":0.94536044,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"21","issue":"4","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.762458086013794},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6880292892456055},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5910818576812744},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5427080392837524},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.527456521987915},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5185375809669495},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4676878750324249},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4621132016181946},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.43002021312713623},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.42722517251968384},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3491709530353546},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2320156991481781},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.20138484239578247},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16621124744415283},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09353229403495789},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09074020385742188}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.762458086013794},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6880292892456055},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5910818576812744},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5427080392837524},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.527456521987915},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5185375809669495},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4676878750324249},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4621132016181946},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.43002021312713623},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.42722517251968384},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3491709530353546},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2320156991481781},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.20138484239578247},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16621124744415283},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09353229403495789},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09074020385742188},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2890498","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2890498","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:cris.unibo.it:11585/572152","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/572152","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:infoscience.epfl.ch:223318","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/223318","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:223318","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/223318","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1895823289","https://openalex.org/W1963882043","https://openalex.org/W1970824390","https://openalex.org/W1994736997","https://openalex.org/W1998597557","https://openalex.org/W2017195664","https://openalex.org/W2021433466","https://openalex.org/W2053073992","https://openalex.org/W2057899754","https://openalex.org/W2067184490","https://openalex.org/W2088115909","https://openalex.org/W2095913060","https://openalex.org/W2098931949","https://openalex.org/W2118016286","https://openalex.org/W2124433229","https://openalex.org/W2137432370","https://openalex.org/W2144289559","https://openalex.org/W2158609250","https://openalex.org/W2158622216"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W4245336546","https://openalex.org/W2151657833","https://openalex.org/W2070693700","https://openalex.org/W1488283129","https://openalex.org/W2156138647","https://openalex.org/W2365114398","https://openalex.org/W1617216077","https://openalex.org/W1987597317"],"abstract_inverted_index":{"Embedded":[0],"memory":[1,37,84,255],"remains":[2],"a":[3,31,65,92,118,143,155,186,228,247,300,328,351],"major":[4],"bottleneck":[5],"in":[6,11,154,185,219,266],"current":[7],"integrated":[8],"circuit":[9],"design":[10,43,71,119,134],"terms":[12],"of":[13,34,64,105,126,131,179,234,242,246,282,312,333],"silicon":[14,157],"area,":[15],"power":[16,164,342],"dissipation,":[17],"and":[18,56,58,78,102,162,182,193,239,263,268],"performance;":[19],"however,":[20],"static":[21],"random":[22],"access":[23,275],"memories":[24,50],"(SRAMs)":[25],"are":[26],"almost":[27],"exclusively":[28],"supplied":[29],"by":[30],"small":[32,83],"number":[33],"vendors":[35],"through":[36],"generators,":[38],"targeted":[39],"at":[40],"rather":[41],"generic":[42],"specifications.":[44],"As":[45],"an":[46,61,88,107,215,283,334],"alternative,":[47],"standard":[48,93,133,202],"cell":[49],"(SCMs)":[51],"can":[52],"be":[53],"defined,":[54],"synthesized,":[55],"placed":[57],"routed":[59],"as":[60,129,204,206,221,303,305],"integral":[62],"part":[63,130],"given":[66],"digital":[67,94],"system,":[68],"providing":[69,273,338],"complete":[70],"flexibility,":[72],"good":[73],"energy":[74],"efficiency,":[75],"low-voltage":[76,319],"operation,":[77],"even":[79,313],"area":[80,220],"efficiency":[81],"for":[82,111,121,290,318],"blocks.":[85],"Yet":[86],"implementing":[87],"SCM":[89,127,177,244,295],"block":[90],"with":[91,147,195,199,207,256,299],"flow":[95,332],"often":[96],"fails":[97],"to":[98,142,149,167,223,236,345],"exploit":[99],"the":[100,123,132,200,294,309,314],"distinct":[101],"regular":[103],"structure":[104],"such":[106],"array,":[108],"leaving":[109],"room":[110],"optimization.":[112],"In":[113,292],"this":[114],"article,":[115],"we":[116],"present":[117],"methodology":[120,137,173,324],"optimizing":[122],"physical":[124,330],"implementation":[125,331],"macros":[128,178,197,233,316],"flow.":[135],"This":[136,172],"introduces":[138],"controlled":[139,170,212,243,322],"placement,":[140],"leading":[141],"structured,":[144],"noncongested":[145],"layout":[146],"close":[148],"100%":[150],"placement":[151,323],"utilization,":[152],"resulting":[153],"smaller":[156,229],"footprint,":[158],"reduced":[159],"wire":[160],"length,":[161],"lower":[163,310],"consumption":[165],"compared":[166,194,222,344],"SCMs":[168,213],"without":[169],"placement.":[171],"is":[174,287,325],"demonstrated":[175],"on":[176],"various":[180],"sizes":[181],"aspect":[183,284],"ratios":[184],"state-of-the-art":[187],"28nm":[188],"fully":[189],"depleted":[190],"silicon-on-insulator":[191],"technology,":[192],"equivalent":[196],"designed":[198],"noncontrolled,":[201],"flow,":[203],"well":[205,307],"foundry-supplied":[208],"SRAM":[209,232,278,315],"macros.":[210],"The":[211,321],"provide":[214],"average":[216],"25%":[217],"reduction":[218,265,343],"noncontrolled":[224],"implementations":[225],"while":[226,272],"achieving":[227],"size":[230],"than":[231,261,276,340],"up":[235],"1Kbyte.":[237],"Power":[238],"performance":[240],"comparisons":[241],"blocks":[245,296],"commonly":[248],"found":[249],"256":[250],"\u00d7":[251],"32":[252],"(1":[253],"Kbyte)":[254],"foundry-provided":[257],"SRAMs":[258,349],"show":[259],"greater":[260],"65%":[262],"10%":[264],"read":[267],"write":[269],"power,":[270],"respectively,":[271],"faster":[274],"their":[277],"counterparts,":[279],"despite":[280],"being":[281],"ratio":[285],"that":[286],"typically":[288],"unfavorable":[289],"SCMs.":[291],"addition,":[293],"function":[297],"correctly":[298],"supply":[301],"voltage":[302],"low":[304],"0.3V,":[306],"below":[308],"limit":[311],"optimized":[317],"operation.":[320],"applied":[326],"within":[327],"full-chip":[329],"OpenRISC-based":[335],"test":[336],"chip,":[337],"more":[339],"50%":[341],"equivalently":[346],"sized":[347],"compiled":[348],"under":[350],"benchmark":[352],"application.":[353]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":14},{"year":2016,"cited_by_count":6}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}