{"id":"https://openalex.org/W2179514839","doi":"https://doi.org/10.1145/2834848.2834862","title":"A generic and compositional framework for multicore response time analysis","display_name":"A generic and compositional framework for multicore response time analysis","publication_year":2015,"publication_date":"2015-11-04","ids":{"openalex":"https://openalex.org/W2179514839","doi":"https://doi.org/10.1145/2834848.2834862","mag":"2179514839"},"language":"en","primary_location":{"id":"doi:10.1145/2834848.2834862","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2834848.2834862","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd International Conference on Real Time and Networks Systems","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10400.22/6917","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046779403","display_name":"Sebastian Altmeyer","orcid":"https://orcid.org/0000-0002-2487-7144"},"institutions":[{"id":"https://openalex.org/I186903577","display_name":"University of Luxembourg","ror":"https://ror.org/036x5ad56","country_code":"LU","type":"education","lineage":["https://openalex.org/I186903577"]}],"countries":["LU"],"is_corresponding":true,"raw_author_name":"Sebastian Altmeyer","raw_affiliation_strings":["University of Luxembourg and University of Amsterdam"],"affiliations":[{"raw_affiliation_string":"University of Luxembourg and University of Amsterdam","institution_ids":["https://openalex.org/I186903577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053094557","display_name":"Robert I. Davis","orcid":"https://orcid.org/0000-0002-5772-0928"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Robert I. Davis","raw_affiliation_strings":["University of York","University of York [York, UK] (Heslington, York, YO10 5DD - United Kingdom)","AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints (France)"],"affiliations":[{"raw_affiliation_string":"University of York","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"University of York [York, UK] (Heslington, York, YO10 5DD - United Kingdom)","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020591718","display_name":"Leandro Soares Indrusiak","orcid":"https://orcid.org/0000-0002-9938-2920"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Leandro Indrusiak","raw_affiliation_strings":["University of York","University of York [York, UK] (Heslington, York, YO10 5DD - United Kingdom)"],"affiliations":[{"raw_affiliation_string":"University of York","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"University of York [York, UK] (Heslington, York, YO10 5DD - United Kingdom)","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045794846","display_name":"Claire Ma\u00efza","orcid":"https://orcid.org/0000-0002-5977-6685"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210156361","display_name":"Verimag","ror":"https://ror.org/05afmzm11","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210156361","https://openalex.org/I4210159245","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Claire Maiza","raw_affiliation_strings":["Grenoble INP Verimag"],"affiliations":[{"raw_affiliation_string":"Grenoble INP Verimag","institution_ids":["https://openalex.org/I4210156361","https://openalex.org/I106785703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101883269","display_name":"Vincent N\u00e9lis","orcid":"https://orcid.org/0000-0002-2955-0503"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vincent Nelis","raw_affiliation_strings":["CISTER, ISEP, Porto"],"affiliations":[{"raw_affiliation_string":"CISTER, ISEP, Porto","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056396265","display_name":"Jan Reineke","orcid":"https://orcid.org/0000-0002-3459-2214"},"institutions":[{"id":"https://openalex.org/I91712215","display_name":"Saarland University","ror":"https://ror.org/01jdpyv68","country_code":"DE","type":"education","lineage":["https://openalex.org/I91712215"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Reineke","raw_affiliation_strings":["Saarland University"],"affiliations":[{"raw_affiliation_string":"Saarland University","institution_ids":["https://openalex.org/I91712215"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5046779403"],"corresponding_institution_ids":["https://openalex.org/I186903577"],"apc_list":null,"apc_paid":null,"fwci":7.9166,"has_fulltext":false,"cited_by_count":59,"citation_normalized_percentile":{"value":0.97903854,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"129","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.878449559211731},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7042431831359863},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5455557107925415},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.5296368598937988},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5263296961784363},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5168390870094299},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.49930477142333984},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.41736286878585815},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38715144991874695},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.11794519424438477}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.878449559211731},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7042431831359863},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5455557107925415},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.5296368598937988},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5263296961784363},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5168390870094299},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.49930477142333984},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.41736286878585815},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38715144991874695},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.11794519424438477},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1145/2834848.2834862","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2834848.2834862","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd International Conference on Real Time and Networks Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:dare.uva.nl:openaire_cris_publications/729591af-18a9-4ffe-9c72-04c3d132ecfe","is_oa":false,"landing_page_url":"https://dare.uva.nl/personal/pure/en/publications/a-generic-and-compositional-framework-for-multicore-response-time-analysis(729591af-18a9-4ffe-9c72-04c3d132ecfe).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Altmeyer, S, Davis, R I, Indrusiak, L, Maiza, C, Nelis, V & Reineke, J 2015, A generic and compositional framework for multicore response time analysis. in Proceedings of the 23rd International Conference on Real-Time and Networks Systems (RTNS) 2015: 4-6 November 2015, Lille, France. Association for Computing Machinery, New York, NY, pp. 129-138, 23rd International Conference on Real Time and Networks Systems, 4/11/15. https://doi.org/10.1145/2834848.2834862","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:HAL:hal-01231700v1","is_oa":false,"landing_page_url":"https://inria.hal.science/hal-01231700","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"RTNS 2015 - 23rd International Conference on Real-Time Networks and Systems., Nov 2015, Lille, France. pp.129-138, ⟨10.1145/2834848.2834862⟩","raw_type":"Conference papers"},{"id":"pmh:oai:dare.uva.nl:publications/729591af-18a9-4ffe-9c72-04c3d132ecfe","is_oa":false,"landing_page_url":"https://handle.uba.uva.nl/personal/pure/en/publications/a-generic-and-compositional-framework-for-multicore-response-time-analysis(729591af-18a9-4ffe-9c72-04c3d132ecfe).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Altmeyer, S, Davis, R I, Indrusiak, L, Maiza, C, Nelis, V & Reineke, J 2015, A generic and compositional framework for multicore response time analysis. in Proceedings of the 23rd International Conference on Real-Time and Networks Systems (RTNS) 2015: 4-6 November 2015, Lille, France. Association for Computing Machinery, New York, NY, pp. 129-138, 23rd International Conference on Real Time and Networks Systems, 4/11/15. https://doi.org/10.1145/2834848.2834862","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:recipp.ipp.pt:10400.22/6917","is_oa":true,"landing_page_url":"http://hdl.handle.net/10400.22/6917","pdf_url":null,"source":{"id":"https://openalex.org/S4306402433","display_name":"Portuguese National Funding Agency for Science, Research and Technology (RCAAP Project by FCT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference object"},{"id":"pmh:oai:uni-augsburg.opus-bayern.de:69821","is_oa":false,"landing_page_url":"https://nbn-resolving.org/urn:nbn:de:bvb:384-opus4-698212","pdf_url":null,"source":{"id":"https://openalex.org/S4306400930","display_name":"OPUS (Augsburg University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I119916105","host_organization_name":"Augsburg University","host_organization_lineage":["https://openalex.org/I119916105"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"bookpart"}],"best_oa_location":{"id":"pmh:oai:recipp.ipp.pt:10400.22/6917","is_oa":true,"landing_page_url":"http://hdl.handle.net/10400.22/6917","pdf_url":null,"source":{"id":"https://openalex.org/S4306402433","display_name":"Portuguese National Funding Agency for Science, Research and Technology (RCAAP Project by FCT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference object"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3275337142","display_name":null,"funder_award_id":"EP/K011626/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W54666225","https://openalex.org/W1490174819","https://openalex.org/W1908779269","https://openalex.org/W1964765524","https://openalex.org/W1973284712","https://openalex.org/W1975015696","https://openalex.org/W1981588964","https://openalex.org/W1991688232","https://openalex.org/W1993079513","https://openalex.org/W2001505538","https://openalex.org/W2029835355","https://openalex.org/W2039006298","https://openalex.org/W2042979415","https://openalex.org/W2043803173","https://openalex.org/W2047686596","https://openalex.org/W2062066235","https://openalex.org/W2085481531","https://openalex.org/W2086061827","https://openalex.org/W2093100591","https://openalex.org/W2096147951","https://openalex.org/W2098912517","https://openalex.org/W2099697479","https://openalex.org/W2109386398","https://openalex.org/W2114620069","https://openalex.org/W2114701068","https://openalex.org/W2116514438","https://openalex.org/W2117645184","https://openalex.org/W2119959854","https://openalex.org/W2131491528","https://openalex.org/W2132808802","https://openalex.org/W2137302811","https://openalex.org/W2138952175","https://openalex.org/W2140007886","https://openalex.org/W2141440050","https://openalex.org/W2146486934","https://openalex.org/W2147657366","https://openalex.org/W2148016091","https://openalex.org/W2152949433","https://openalex.org/W2153027637","https://openalex.org/W2156678748","https://openalex.org/W2166318031","https://openalex.org/W2171278566","https://openalex.org/W2171548950","https://openalex.org/W3140995555","https://openalex.org/W4246678617"],"related_works":["https://openalex.org/W2741067476","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2079303253","https://openalex.org/W2104702637","https://openalex.org/W4248099758","https://openalex.org/W3023876411"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"introduce":[4],"a":[5,52,75,124],"Multicore":[6],"Response":[7],"Time":[8],"Analysis":[9],"(MRTA)":[10],"framework.":[11],"This":[12],"framework":[13,39,73,118],"is":[14,85],"extensible":[15],"to":[16,78,101],"different":[17,29,113,142],"multicore":[18,82],"architectures,":[19],"with":[20,112],"various":[21],"types":[22],"and":[23,28,45,64,66,91],"arrangements":[24],"of":[25,54,106],"local":[26,43],"memory,":[27],"arbitration":[30,57],"policies":[31],"for":[32,40,51,68,81],"the":[33,38,88,97,103,132,139],"common":[34],"interconnects.":[35],"We":[36],"instantiate":[37],"single":[41],"level":[42],"data":[44],"instruction":[46],"memories":[47],"(cache":[48],"or":[49],"scratchpads),":[50],"variety":[53],"memory":[55],"bus":[56],"policies,":[58],"including:":[59],"Round-Robin,":[60],"FIFO,":[61],"Fixed-Priority,":[62],"Processor-Priority,":[63],"TDMA,":[65],"account":[67],"DRAM":[69],"refreshes.":[70],"The":[71,116],"MRTA":[72,117],"provides":[74],"general":[76],"approach":[77],"timing":[79],"verification":[80],"systems":[83],"that":[84,108],"parametric":[86],"in":[87],"hardware":[89,114,143],"configuration":[90],"so":[92],"can":[93,109],"be":[94,110],"used":[95],"at":[96],"architectural":[98],"design":[99],"stage":[100],"compare":[102],"guaranteed":[104],"levels":[105],"performance":[107],"obtained":[111],"configurations.":[115],"decouples":[119],"response":[120,135],"time":[121],"analysis":[122,133],"from":[123,138],"reliance":[125],"on":[126,141],"context":[127],"independent":[128],"WCET":[129],"values.":[130],"Instead,":[131],"formulates":[134],"times":[136],"directly":[137],"demands":[140],"resources.":[144]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":9}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}