{"id":"https://openalex.org/W2267268515","doi":"https://doi.org/10.1145/2834848.2834854","title":"Memory-processor co-scheduling in fixed priority systems","display_name":"Memory-processor co-scheduling in fixed priority systems","publication_year":2015,"publication_date":"2015-11-04","ids":{"openalex":"https://openalex.org/W2267268515","doi":"https://doi.org/10.1145/2834848.2834854","mag":"2267268515"},"language":"en","primary_location":{"id":"doi:10.1145/2834848.2834854","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2834848.2834854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd International Conference on Real Time and Networks Systems","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://inria.hal.science/hal-01249107","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016987503","display_name":"Alessandra Melani","orcid":"https://orcid.org/0000-0002-5746-7803"},"institutions":[{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Alessandra Melani","raw_affiliation_strings":["Scuola Superiore Sant'Anna - Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Scuola Superiore Sant'Anna - Pisa, Italy","institution_ids":["https://openalex.org/I162290304"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106522626","display_name":"Marko Bertogna","orcid":"https://orcid.org/0000-0003-2115-4853"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marko Bertogna","raw_affiliation_strings":["Universit\u00e0 di Modena e Reggio Emilia - Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 di Modena e Reggio Emilia - Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039816271","display_name":"Vincenzo Bonifaci","orcid":"https://orcid.org/0000-0001-9038-6901"},"institutions":[{"id":"https://openalex.org/I4210162062","display_name":"Istituto di Analisi dei Sistemi ed Informatica Antonio Ruberti","ror":"https://ror.org/054ye0e45","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210155236","https://openalex.org/I4210162062"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vincenzo Bonifaci","raw_affiliation_strings":["Istituto di Analisi dei Sistemi ed Informatica, CNR - Roma, Italy"],"affiliations":[{"raw_affiliation_string":"Istituto di Analisi dei Sistemi ed Informatica, CNR - Roma, Italy","institution_ids":["https://openalex.org/I4210162062"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064823807","display_name":"Alberto Marchetti-Spaccamela","orcid":"https://orcid.org/0000-0002-7991-4416"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Marchetti-Spaccamela","raw_affiliation_strings":["Universit\u00e0 di Roma \"La Sapienza\" - Roma, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 di Roma \"La Sapienza\" - Roma, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024920325","display_name":"Giorgio Buttazzo","orcid":"https://orcid.org/0000-0003-4959-4017"},"institutions":[{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giorgio Buttazzo","raw_affiliation_strings":["Scuola Superiore Sant'Anna - Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Scuola Superiore Sant'Anna - Pisa, Italy","institution_ids":["https://openalex.org/I162290304"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5016987503"],"corresponding_institution_ids":["https://openalex.org/I162290304"],"apc_list":null,"apc_paid":null,"fwci":4.3139,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.94536091,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"87","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9796000123023987,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9763000011444092,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8612474203109741},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5974902510643005},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5885404348373413},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5623652338981628},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.502701997756958},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4497213661670685},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4451615810394287},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.43521127104759216},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.43511962890625},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.4269874095916748},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.42268824577331543},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4083470404148102},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34580159187316895},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2023295760154724},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17304635047912598}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8612474203109741},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5974902510643005},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5885404348373413},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5623652338981628},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.502701997756958},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4497213661670685},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4451615810394287},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.43521127104759216},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.43511962890625},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.4269874095916748},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.42268824577331543},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4083470404148102},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34580159187316895},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2023295760154724},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17304635047912598},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1145/2834848.2834854","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2834848.2834854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd International Conference on Real Time and Networks Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01249107v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-01249107","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Conference on Real Time and Networks Systems (RTNS), Nov 2015, Lille, France. pp.87-96, ⟨10.1145/2834848.2834854⟩","raw_type":"Conference papers"},{"id":"pmh:oai:iris.unimore.it:11380/1118717","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1118717","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.uniroma1.it:11573/951161","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/951161","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.uniroma3.it:11590/381756","is_oa":false,"landing_page_url":"http://hdl.handle.net/11590/381756","pdf_url":null,"source":{"id":"https://openalex.org/S4377196120","display_name":"Iris (Roma Tre University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I119003972","host_organization_name":"Roma Tre University","host_organization_lineage":["https://openalex.org/I119003972"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-01249107v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-01249107","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Conference on Real Time and Networks Systems (RTNS), Nov 2015, Lille, France. pp.87-96, ⟨10.1145/2834848.2834854⟩","raw_type":"Conference papers"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W194244820","https://openalex.org/W1513791477","https://openalex.org/W1604530876","https://openalex.org/W1897593416","https://openalex.org/W1990383399","https://openalex.org/W2011497488","https://openalex.org/W2018115912","https://openalex.org/W2024085737","https://openalex.org/W2024105885","https://openalex.org/W2042979415","https://openalex.org/W2050474377","https://openalex.org/W2056227251","https://openalex.org/W2061663604","https://openalex.org/W2066719875","https://openalex.org/W2070854370","https://openalex.org/W2077522094","https://openalex.org/W2086061827","https://openalex.org/W2102037529","https://openalex.org/W2104067036","https://openalex.org/W2109488193","https://openalex.org/W2113869348","https://openalex.org/W2117645184","https://openalex.org/W2120989418","https://openalex.org/W2122969894","https://openalex.org/W2124262702","https://openalex.org/W2141440050","https://openalex.org/W2141654155","https://openalex.org/W2142206559","https://openalex.org/W2144856846","https://openalex.org/W2148589677","https://openalex.org/W2150400228","https://openalex.org/W2151208617","https://openalex.org/W2153144242","https://openalex.org/W2155837078","https://openalex.org/W2161734639","https://openalex.org/W2163007708","https://openalex.org/W2165172064","https://openalex.org/W2167631583","https://openalex.org/W2168902131","https://openalex.org/W2169778797","https://openalex.org/W2170935076","https://openalex.org/W2262960161","https://openalex.org/W3145162387","https://openalex.org/W4250714982","https://openalex.org/W4251828973"],"related_works":["https://openalex.org/W2354036839","https://openalex.org/W2041174925","https://openalex.org/W2155373950","https://openalex.org/W2782503170","https://openalex.org/W4321458411","https://openalex.org/W3021597805","https://openalex.org/W4233816696","https://openalex.org/W2587873888","https://openalex.org/W120214571","https://openalex.org/W43633106"],"abstract_inverted_index":{"A":[0],"major":[1],"obstacle":[2],"towards":[3],"the":[4,15,19,44,71,88,105],"adoption":[5],"of":[6,118],"multi-core":[7],"platforms":[8],"for":[9],"real-time":[10],"systems":[11],"is":[12,90],"given":[13],"by":[14],"difficulties":[16],"in":[17,43,69,86],"characterizing":[18],"interference":[20],"due":[21],"to":[22,78],"memory":[23,35,67,80,94,98,119],"contention.":[24],"The":[25],"simple":[26],"fact":[27],"that":[28],"multiple":[29],"cores":[30],"may":[31],"simultaneously":[32],"access":[33],"shared":[34],"and":[36,46,74,82,99,120],"communication":[37],"resources":[38],"introduces":[39],"a":[40,66,112],"significant":[41],"pessimism":[42],"timing":[45,106],"schedulability":[47],"analysis.":[48],"To":[49],"counter":[50],"this":[51],"problem,":[52],"predictable":[53],"execution":[54,84,100,121],"models":[55],"have":[56],"been":[57],"proposed":[58],"splitting":[59],"task":[60,89],"executions":[61],"into":[62],"two":[63],"consecutive":[64],"phases:":[65],"phase":[68,85],"which":[70,87],"required":[72],"instruction":[73],"data":[75],"are":[76],"pre-fetched":[77],"local":[79],"(M-phase),":[81],"an":[83],"executed":[91],"with":[92],"no":[93],"contention":[95],"(C-phase).":[96],"Decoupling":[97],"phases":[101,122],"not":[102],"only":[103],"simplifies":[104],"analysis,":[107],"but":[108],"it":[109],"also":[110],"allows":[111],"more":[113],"efficient":[114],"(and":[115],"predictable)":[116],"pipelining":[117],"through":[123],"proper":[124],"co-scheduling":[125],"algorithms.":[126]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2016-06-24T00:00:00"}