{"id":"https://openalex.org/W1982231170","doi":"https://doi.org/10.1145/2742060.2742111","title":"Characterizing the Activity Factor in NBTI Aging Models for Embedded Cores","display_name":"Characterizing the Activity Factor in NBTI Aging Models for Embedded Cores","publication_year":2015,"publication_date":"2015-05-19","ids":{"openalex":"https://openalex.org/W1982231170","doi":"https://doi.org/10.1145/2742060.2742111","mag":"1982231170"},"language":"en","primary_location":{"id":"doi:10.1145/2742060.2742111","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742111","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100664841","display_name":"Yukai Chen","orcid":"https://orcid.org/0000-0003-3378-887X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Yukai Chen","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034581393","display_name":"Andrea Calimera","orcid":"https://orcid.org/0000-0001-5881-3811"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Calimera","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005432629","display_name":"Enrico Macii","orcid":"https://orcid.org/0000-0001-9046-5618"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Enrico Macii","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024891882","display_name":"Massimo Poncino","orcid":"https://orcid.org/0000-0002-1369-9688"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Poncino","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100664841"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.6014,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72337751,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9644548892974854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6939496994018555},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5578610301017761},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5181192755699158},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.49955081939697266},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4965878129005432},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4772862493991852},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.4739637076854706},{"id":"https://openalex.org/keywords/independence","display_name":"Independence (probability theory)","score":0.4522462785243988},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4349738359451294},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4301660656929016},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4256208539009094},{"id":"https://openalex.org/keywords/factor","display_name":"Factor (programming language)","score":0.42284324765205383},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.386539101600647},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35409343242645264},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34001338481903076},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.22017979621887207},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1995815932750702},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11984279751777649},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09271237254142761}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9644548892974854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6939496994018555},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5578610301017761},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5181192755699158},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.49955081939697266},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4965878129005432},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4772862493991852},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.4739637076854706},{"id":"https://openalex.org/C35651441","wikidata":"https://www.wikidata.org/wiki/Q625303","display_name":"Independence (probability theory)","level":2,"score":0.4522462785243988},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4349738359451294},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4301660656929016},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4256208539009094},{"id":"https://openalex.org/C2781039887","wikidata":"https://www.wikidata.org/wiki/Q1391724","display_name":"Factor (programming language)","level":2,"score":0.42284324765205383},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.386539101600647},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35409343242645264},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34001338481903076},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.22017979621887207},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1995815932750702},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11984279751777649},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09271237254142761},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2742060.2742111","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2742060.2742111","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2616904","is_oa":false,"landing_page_url":"http://porto.polito.it/2616904/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1968564509","https://openalex.org/W1989662831","https://openalex.org/W1989874002","https://openalex.org/W1991431227","https://openalex.org/W2040202421","https://openalex.org/W2089454364","https://openalex.org/W2099679924","https://openalex.org/W2102913295","https://openalex.org/W2104114347","https://openalex.org/W2122757690","https://openalex.org/W2128690714","https://openalex.org/W2134067926","https://openalex.org/W2136066624","https://openalex.org/W3148731126"],"related_works":["https://openalex.org/W1916582918","https://openalex.org/W4235677263","https://openalex.org/W2381374827","https://openalex.org/W2109440006","https://openalex.org/W2745771918","https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W1558760591","https://openalex.org/W2296662050","https://openalex.org/W3194312717"],"abstract_inverted_index":{"In":[0,41],"deeply":[1],"scaled":[2],"CMOS":[3],"technologies,":[4],"device":[5],"aging":[6,52,78,92],"causes":[7],"cores":[8,33],"performance":[9],"parameters":[10],"to":[11,18,71],"degrade":[12],"over":[13],"time.":[14],"While":[15],"accurate":[16,60],"models":[17],"efficiently":[19],"assess":[20],"these":[21],"degradation":[22],"exist":[23],"for":[24,31,48,54],"devices":[25],"and":[26,85,105],"circuits,":[27],"no":[28],"reliable":[29],"model":[30,53,101,109],"processor":[32,114],"has":[34],"gained":[35],"strong":[36],"acceptance":[37],"in":[38,117],"the":[39,63,66,74,77,80,96,99,107,136],"literature.":[40],"this":[42],"work,":[43],"we":[44,68],"propose":[45],"a":[46,112,118,123,127],"methodology":[47],"deriving":[49],"an":[50,59,88],"NBTI":[51],"embedded":[55],"cores.":[56],"Based":[57],"on":[58,62,79,135],"characterization":[61],"netlist":[64],"of":[65,76,98,130],"core,":[67],"were":[69],"able":[70],"(1)":[72],"prove":[73],"independence":[75],"workload":[81],"(i.e.,":[82],"executed":[83],"instructions),":[84],"(2)":[86],"calculate":[87],"equivalent":[89],"average":[90],"constant":[91],"factor":[93],"that":[94],"justifies":[95],"use":[97],"baseline":[100],"template.":[102],"We":[103],"derived":[104],"assessed":[106],"proposed":[108],"by":[110],"using":[111],"RISC-like":[113],"core":[115,137],"implemented":[116],"45nm":[119],"process":[120],"technology":[121],"as":[122],"reference":[124],"architecture,":[125],"achieving":[126],"maximum":[128],"error":[129],"2.2%":[131],"against":[132],"simulated":[133],"data":[134],"netlist.":[138]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}