{"id":"https://openalex.org/W2212524031","doi":"https://doi.org/10.1145/2700247","title":"Dynamic Cache Pooling in 3D Multicore Processors","display_name":"Dynamic Cache Pooling in 3D Multicore Processors","publication_year":2015,"publication_date":"2015-09-02","ids":{"openalex":"https://openalex.org/W2212524031","doi":"https://doi.org/10.1145/2700247","mag":"2212524031"},"language":"en","primary_location":{"id":"doi:10.1145/2700247","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2700247","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007463921","display_name":"Tiansheng Zhang","orcid":"https://orcid.org/0000-0002-8977-6117"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Tiansheng Zhang","raw_affiliation_strings":["Boston University, Boston, MA"],"affiliations":[{"raw_affiliation_string":"Boston University, Boston, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079683440","display_name":"Jie Meng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jie Meng","raw_affiliation_strings":["Boston University, Boston, MA"],"affiliations":[{"raw_affiliation_string":"Boston University, Boston, MA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064676631","display_name":"Ayse K. Coskun","orcid":"https://orcid.org/0000-0002-6554-088X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ayse K. Coskun","raw_affiliation_strings":["Boston University, Boston, MA"],"affiliations":[{"raw_affiliation_string":"Boston University, Boston, MA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007463921"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.646,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70631702,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"12","issue":"2","first_page":"1","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7976571321487427},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7577334642410278},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6651644110679626},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.629351794719696},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6176871657371521},{"id":"https://openalex.org/keywords/pooling","display_name":"Pooling","score":0.5870673656463623},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5859574675559998},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5676503777503967},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5491845011711121},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.518217146396637},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5162779688835144},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.48670390248298645},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4671598970890045},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4415796399116516},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39202675223350525},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3804221749305725},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3309926390647888},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18119129538536072},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08920720219612122}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7976571321487427},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7577334642410278},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6651644110679626},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.629351794719696},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6176871657371521},{"id":"https://openalex.org/C70437156","wikidata":"https://www.wikidata.org/wiki/Q7228652","display_name":"Pooling","level":2,"score":0.5870673656463623},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5859574675559998},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5676503777503967},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5491845011711121},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.518217146396637},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5162779688835144},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.48670390248298645},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4671598970890045},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4415796399116516},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39202675223350525},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3804221749305725},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3309926390647888},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18119129538536072},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08920720219612122},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2700247","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2700247","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[{"id":"https://openalex.org/G6708474138","display_name":null,"funder_award_id":"CNS-1149703","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1969707023","https://openalex.org/W1974420955","https://openalex.org/W1982401894","https://openalex.org/W1995830264","https://openalex.org/W2044206819","https://openalex.org/W2052686478","https://openalex.org/W2080360626","https://openalex.org/W2084007230","https://openalex.org/W2093291516","https://openalex.org/W2093411808","https://openalex.org/W2098278566","https://openalex.org/W2100416723","https://openalex.org/W2101308451","https://openalex.org/W2102694790","https://openalex.org/W2103397328","https://openalex.org/W2108600086","https://openalex.org/W2109292926","https://openalex.org/W2113790294","https://openalex.org/W2115946118","https://openalex.org/W2118518065","https://openalex.org/W2126339718","https://openalex.org/W2131413854","https://openalex.org/W2133521202","https://openalex.org/W2136455256","https://openalex.org/W2143773524","https://openalex.org/W2143807959","https://openalex.org/W2145252892","https://openalex.org/W2154857344","https://openalex.org/W2157024459","https://openalex.org/W2158473722","https://openalex.org/W2165160270","https://openalex.org/W2167556016","https://openalex.org/W2170382128","https://openalex.org/W2399983654","https://openalex.org/W3139689176","https://openalex.org/W4238816702","https://openalex.org/W4240262711","https://openalex.org/W4244034697"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2126408955","https://openalex.org/W2363769136","https://openalex.org/W2115222420","https://openalex.org/W2114386333","https://openalex.org/W2734782074","https://openalex.org/W2148571123","https://openalex.org/W2098406302","https://openalex.org/W2396934146","https://openalex.org/W2369103246"],"abstract_inverted_index":{"Resource":[0],"pooling,":[1],"where":[2],"multiple":[3],"architectural":[4],"components":[5],"are":[6],"shared":[7],"among":[8],"cores,":[9],"is":[10],"a":[11,48,60,134],"promising":[12],"technique":[13],"for":[14,133],"improving":[15],"system":[16,89,153],"energy":[17,66,128],"efficiency":[18,67],"and":[19,112,120,130,150,157,163],"reducing":[20],"total":[21],"chip":[22],"area.":[23],"3D":[24,49,69,88,116,141,171],"stacked":[25,42],"multicore":[26,50],"processors":[27,172],"enable":[28],"efficient":[29],"pooling":[30,110],"of":[31,76,98,105,137],"cache":[32,55,77,92,96,108,175],"resources":[33,93],"owing":[34],"to":[35,64,84,170],"the":[36,73,87,99,103,106,126,147],"short":[37],"interconnect":[38],"latency":[39],"between":[40],"vertically":[41],"layers.":[43],"This":[44],"article":[45],"first":[46],"introduces":[47],"architecture":[51,111,149],"that":[52,146],"provides":[53],"poolable":[54],"resources.":[56,78],"We":[57,101,124],"then":[58],"propose":[59],"runtime":[61],"management":[62,113],"policy":[63,80,114,151],"improve":[65],"in":[68,115,168],"systems":[70],"by":[71,161],"utilizing":[72],"flexible":[74],"heterogeneity":[75],"Our":[79],"dynamically":[81],"allocates":[82],"jobs":[83],"cores":[85],"on":[86,95,140,165],"while":[90],"partitioning":[91],"based":[94],"hungriness":[97],"jobs.":[100],"investigate":[102],"impact":[104],"proposed":[107,148],"resource":[109],"systems,":[117],"both":[118],"with":[119,173],"without":[121],"on-chip":[122],"DRAM.":[123],"evaluate":[125],"performance,":[127],"efficiency,":[129],"thermal":[131],"behavior":[132],"wide":[135],"range":[136],"workloads":[138],"running":[139],"systems.":[142],"Experimental":[143],"results":[144],"demonstrate":[145],"reduce":[152],"energy-delay":[154],"product":[155,159],"(EDP)":[156],"energy-delay-area":[158],"(EDAP)":[160],"18.8%":[162],"36.1%":[164],"average,":[166],"respectively,":[167],"comparison":[169],"static":[174],"sizes.":[176]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}