{"id":"https://openalex.org/W2098099731","doi":"https://doi.org/10.1145/2695664.2695714","title":"ACFS","display_name":"ACFS","publication_year":2015,"publication_date":"2015-04-13","ids":{"openalex":"https://openalex.org/W2098099731","doi":"https://doi.org/10.1145/2695664.2695714","mag":"2098099731"},"language":"en","primary_location":{"id":"doi:10.1145/2695664.2695714","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2695664.2695714","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Annual ACM Symposium on Applied Computing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006978605","display_name":"Juan Carlos S\u00e1ez","orcid":"https://orcid.org/0000-0003-1343-7108"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Carlos Saez","raw_affiliation_strings":["Complutense University, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Complutense University, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030999661","display_name":"Adri\u00e1n Pousa","orcid":"https://orcid.org/0000-0001-8072-6626"},"institutions":[{"id":"https://openalex.org/I874386039","display_name":"Universidad Nacional de La Plata","ror":"https://ror.org/01tjs6929","country_code":"AR","type":"education","lineage":["https://openalex.org/I874386039"]}],"countries":["AR"],"is_corresponding":false,"raw_author_name":"Adrian Pousa","raw_affiliation_strings":["II-LIDI, UNLP, La Plata, Argentina"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"II-LIDI, UNLP, La Plata, Argentina","institution_ids":["https://openalex.org/I874386039"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Fernando Castro","orcid":null},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Fernando Castro","raw_affiliation_strings":["Complutense University, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Complutense University, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008131701","display_name":"Daniel Chaver","orcid":"https://orcid.org/0000-0002-1815-6412"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Daniel Chaver","raw_affiliation_strings":["Complutense University, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Complutense University, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047526101","display_name":"Manuel Prieto","orcid":"https://orcid.org/0000-0003-0687-3737"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel Prieto-Matias","raw_affiliation_strings":["Complutense University, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Complutense University, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.9649,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.91079447,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"2027","last_page":"2032"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7955307960510254},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.711722731590271},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.6449085474014282},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5779374241828918},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5295088291168213},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5018565654754639},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4890304505825043},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43446505069732666},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.41353359818458557},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.40822261571884155},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33835548162460327},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19920983910560608},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.12675845623016357},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10914111137390137}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7955307960510254},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.711722731590271},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.6449085474014282},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5779374241828918},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5295088291168213},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5018565654754639},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4890304505825043},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43446505069732666},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.41353359818458557},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.40822261571884155},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33835548162460327},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19920983910560608},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.12675845623016357},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10914111137390137},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2695664.2695714","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2695664.2695714","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Annual ACM Symposium on Applied Computing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5997624067","display_name":null,"funder_award_id":"TIN2012-32180","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"}],"funders":[{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W365031649","https://openalex.org/W1974809793","https://openalex.org/W1998285920","https://openalex.org/W2002671355","https://openalex.org/W2009171545","https://openalex.org/W2042556025","https://openalex.org/W2059530893","https://openalex.org/W2109092462","https://openalex.org/W2116460500","https://openalex.org/W2129573249","https://openalex.org/W2132078224","https://openalex.org/W2138783391","https://openalex.org/W2147943147","https://openalex.org/W2159025940","https://openalex.org/W4210790398","https://openalex.org/W4236062646"],"related_works":["https://openalex.org/W1998013902","https://openalex.org/W3023876411","https://openalex.org/W2550108858","https://openalex.org/W123152114","https://openalex.org/W1781968824","https://openalex.org/W4247993032","https://openalex.org/W3145476088","https://openalex.org/W2117274229","https://openalex.org/W1963867998","https://openalex.org/W3002622661"],"abstract_inverted_index":{"Single-ISA":[0],"(instruction":[1],"set":[2],"architecture)":[3],"asymmetric":[4],"multicore":[5],"processors":[6],"(AMPs)":[7],"were":[8],"shown":[9],"to":[10,53,80,86],"deliver":[11,54],"higher":[12],"performance":[13],"per":[14],"watt":[15],"and":[16,84],"area":[17],"than":[18],"symmetric":[19],"CMPs":[20],"(Chip":[21],"Multi-Processors)":[22],"for":[23],"applications":[24,63],"with":[25,89],"diverse":[26],"architectural":[27],"requirements.":[28],"A":[29],"large":[30],"body":[31],"of":[32,39,74],"work":[33],"has":[34],"demonstrated":[35],"that":[36,51,61],"this":[37],"potential":[38],"AMP":[40],"systems":[41],"can":[42],"be":[43],"realizable":[44],"via":[45],"OS":[46],"scheduling.":[47],"Yet,":[48],"existing":[49],"schedulers":[50],"seek":[52],"fairness":[55],"on":[56],"AMPs":[57],"do":[58],"not":[59],"ensure":[60],"equal-priority":[62],"experience":[64],"the":[65,70],"same":[66],"slowdown":[67],"when":[68],"sharing":[69],"system.":[71],"Moreover,":[72],"most":[73],"these":[75],"schemes":[76],"are":[77],"also":[78],"subject":[79],"high":[81],"throughput":[82],"degradation":[83],"fail":[85],"effectively":[87],"deal":[88],"user":[90],"priorities.":[91]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}