{"id":"https://openalex.org/W2093802944","doi":"https://doi.org/10.1145/2659787.2659824","title":"WCET Preserving Hardware Prefetch for Many-Core Real-Time Systems","display_name":"WCET Preserving Hardware Prefetch for Many-Core Real-Time Systems","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2093802944","doi":"https://doi.org/10.1145/2659787.2659824","mag":"2093802944"},"language":"en","primary_location":{"id":"doi:10.1145/2659787.2659824","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2659787.2659824","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd International Conference on Real-Time Networks and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062648171","display_name":"Jamie Garside","orcid":null},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Jamie Garside","raw_affiliation_strings":["Department of Computer Science, University of York, York, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of York, York, United Kingdom","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086605034","display_name":"Neil Audsley","orcid":"https://orcid.org/0000-0003-3739-6590"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Neil C. Audsley","raw_affiliation_strings":["Department of Computer Science, University of York, York, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of York, York, United Kingdom","institution_ids":["https://openalex.org/I52099693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062648171"],"corresponding_institution_ids":["https://openalex.org/I52099693"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.13986663,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"202"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.9532679319381714},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8570443987846375},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.616137683391571},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5978855490684509},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5552334189414978},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.514404833316803},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5086199045181274},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5067344307899475},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4901769757270813},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48459136486053467},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4820076525211334},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4812152683734894},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4768970012664795},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4697965383529663},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.46069806814193726},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4470425248146057},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4454713463783264},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4431381821632385},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.32554739713668823},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.3025556802749634},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2805339992046356},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2586149573326111},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.20201513171195984}],"concepts":[{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.9532679319381714},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8570443987846375},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.616137683391571},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5978855490684509},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5552334189414978},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.514404833316803},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5086199045181274},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5067344307899475},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4901769757270813},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48459136486053467},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4820076525211334},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4812152683734894},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4768970012664795},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4697965383529663},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.46069806814193726},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4470425248146057},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4454713463783264},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4431381821632385},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.32554739713668823},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.3025556802749634},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2805339992046356},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2586149573326111},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.20201513171195984}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2659787.2659824","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2659787.2659824","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd International Conference on Real-Time Networks and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W71757722","https://openalex.org/W1496310711","https://openalex.org/W1497049916","https://openalex.org/W2044459724","https://openalex.org/W2069195425","https://openalex.org/W2075843858","https://openalex.org/W2097385643","https://openalex.org/W2101738713","https://openalex.org/W2103330947","https://openalex.org/W2103820503","https://openalex.org/W2115172404","https://openalex.org/W2116514438","https://openalex.org/W2143285027","https://openalex.org/W2147743629","https://openalex.org/W2156588404","https://openalex.org/W2161350198","https://openalex.org/W2162773908","https://openalex.org/W2163045483","https://openalex.org/W2165836188","https://openalex.org/W2166620913","https://openalex.org/W2171006257","https://openalex.org/W2338179497","https://openalex.org/W2537450429","https://openalex.org/W3013773906","https://openalex.org/W4232168013","https://openalex.org/W4247641071","https://openalex.org/W4256360337","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2170496111","https://openalex.org/W2149371164","https://openalex.org/W3108993429","https://openalex.org/W2007929622","https://openalex.org/W2153372734","https://openalex.org/W2782503170","https://openalex.org/W2047684617","https://openalex.org/W1982632559","https://openalex.org/W2041174925","https://openalex.org/W4233816696"],"abstract_inverted_index":{"There":[0],"is":[1,71,102],"an":[2],"obvious":[3],"bus":[4,40],"bottleneck":[5],"when":[6],"multiple":[7],"CPUs":[8],"within":[9],"a":[10,74,89,93,98,103],"Many-Core":[11],"architecture":[12],"share":[13],"the":[14,34,38,85,123,126,136,139],"same":[15],"physical":[16],"off-chip":[17,110],"memory":[18,39,53,61,83,94,111,140,144],"(eg.":[19],"DDR":[20],"/":[21],"DRAM).":[22],"Worst-Case":[23],"Execution":[24],"Time":[25],"(WCET)":[26],"analysis":[27],"of":[28,36,51],"application":[29],"tasks":[30],"will":[31,48],"inevitably":[32],"include":[33,49],"effects":[35,50],"sharing":[37],"amongst":[41],"CPUs;":[42],"likewise":[43],"average":[44],"case":[45],"execution":[46],"times":[47],"individual":[52],"accesses":[54],"being":[55],"slowed":[56],"by":[57,135],"interference":[58],"with":[59,138],"other":[60,64],"requests":[62,108],"from":[63,82],"CPUs.":[65],"One":[66],"approach":[67],"for":[68],"mitigating":[69],"this":[70],"to":[72,77,84,109,117],"use":[73],"hardware":[75],"prefetch":[76,107,137],"move":[78],"instructions":[79],"and":[80,112,122],"data":[81],"CPU":[86,119,130],"cache":[87,90,120,131],"before":[88],"miss":[91],"instigates":[92],"request.":[95],"However,":[96],"in":[97,125],"real-time":[99],"system,":[100],"there":[101],"trade-off":[104],"between":[105],"issuing":[106],"hence":[113],"reducing":[114],"bandwidth":[115],"available":[116],"serving":[118],"misses;":[121],"gain":[124],"fact":[127],"that":[128],"some":[129],"misses":[132],"are":[133],"avoided":[134],"system":[141],"seeing":[142],"reduced":[143],"requests.":[145]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}