{"id":"https://openalex.org/W1964768143","doi":"https://doi.org/10.1145/2659532.2659623","title":"IP design for DIF, integrated in Nios II systems","display_name":"IP design for DIF, integrated in Nios II systems","publication_year":2014,"publication_date":"2014-06-27","ids":{"openalex":"https://openalex.org/W1964768143","doi":"https://doi.org/10.1145/2659532.2659623","mag":"1964768143"},"language":"en","primary_location":{"id":"doi:10.1145/2659532.2659623","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2659532.2659623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th International Conference on Computer Systems and Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090004685","display_name":"Trifon Trifonov","orcid":"https://orcid.org/0000-0002-2247-1968"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Trifon Trifonov","raw_affiliation_strings":[""],"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5090004685"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04489446,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9625999927520752,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13126","display_name":"Scientific Research and Discoveries","score":0.911300003528595,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8863802552223206},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7504057884216309},{"id":"https://openalex.org/keywords/nios-ii","display_name":"Nios II","score":0.7374016046524048},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6716081500053406},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5498162508010864},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5037040114402771},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.48521021008491516},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4748784899711609},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.4575388431549072},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4512752592563629},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.44344931840896606},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4109506607055664},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4104304015636444},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1323782205581665}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8863802552223206},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7504057884216309},{"id":"https://openalex.org/C2781190120","wikidata":"https://www.wikidata.org/wiki/Q438281","display_name":"Nios II","level":3,"score":0.7374016046524048},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6716081500053406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5498162508010864},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5037040114402771},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.48521021008491516},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4748784899711609},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.4575388431549072},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4512752592563629},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.44344931840896606},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4109506607055664},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4104304015636444},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1323782205581665},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2659532.2659623","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2659532.2659623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th International Conference on Computer Systems and Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W44717426","https://openalex.org/W1541087423","https://openalex.org/W2007406620","https://openalex.org/W2040962023","https://openalex.org/W4256068510","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2364622490","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W1735031787","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2110818533","https://openalex.org/W2042515040"],"abstract_inverted_index":{"The":[0],"paper":[1],"discusses":[2],"the":[3,22,25,29,59,66,71,84],"main":[4],"results":[5],"of":[6,9,43,48,51,70],"hardware":[7,61],"implementation":[8,50],"digital":[10],"image":[11],"filters":[12],"(DIF)":[13],"on":[14,53,99],"Field":[15],"Programmable":[16],"Gate":[17],"Arrays":[18],"(FPGA).":[19],"It":[20,34],"defines":[21],"system":[23],"architecture,":[24],"IP":[26,86],"architecture":[27,73],"and":[28,46,74,97],"averaging":[30],"filter":[31],"implementation's":[32],"specifics.":[33],"has":[35],"been":[36,64],"made":[37],"a":[38,82],"comparative":[39],"analysis":[40],"with":[41,89],"variety":[42],"test":[44],"scenarios":[45],"configuration":[47],"software":[49],"DIF":[52,85],"Nios":[54],"II":[55],"embedded":[56],"processor":[57],"against":[58],"proposed":[60,72],"implementation.":[62],"It's":[63],"investigated":[65],"maximum":[67],"operating":[68],"frequencies":[69],"how":[75],"much":[76],"is":[77,87],"accelerated":[78],"computational":[79],"process.":[80],"As":[81],"result,":[83],"implemented":[88],"VHDL,":[90],"integrated":[91],"in":[92],"Altera's":[93],"Qsys":[94],"Component":[95],"Library":[96],"verified":[98],"Altera":[100],"Cyclone":[101],"IV":[102],"FPGA":[103],"device.":[104]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}