{"id":"https://openalex.org/W2006032886","doi":"https://doi.org/10.1145/2483028.2483114","title":"Modeling symmetrical independent gate FinFET using predictive technology model","display_name":"Modeling symmetrical independent gate FinFET using predictive technology model","publication_year":2013,"publication_date":"2013-05-02","ids":{"openalex":"https://openalex.org/W2006032886","doi":"https://doi.org/10.1145/2483028.2483114","mag":"2006032886"},"language":"en","primary_location":{"id":"doi:10.1145/2483028.2483114","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005088811","display_name":"Mohammad Zarei","orcid":"https://orcid.org/0000-0003-4034-3043"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mohammad Yousef Zarei","raw_affiliation_strings":["University of Tehran, Tehran, Iran","University of Tehran , Tehran , Iran"],"affiliations":[{"raw_affiliation_string":"University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"University of Tehran , Tehran , Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044971294","display_name":"Reza Asadpour","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Reza Asadpour","raw_affiliation_strings":["University of Tehran, Tehran, Iran","University of Tehran , Tehran , Iran"],"affiliations":[{"raw_affiliation_string":"University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"University of Tehran , Tehran , Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053012913","display_name":"Siamak Mohammadi","orcid":"https://orcid.org/0000-0003-1515-7281"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Siamak Mohammadi","raw_affiliation_strings":["University of Tehran, Tehran, Iran","University of Tehran , Tehran , Iran"],"affiliations":[{"raw_affiliation_string":"University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"University of Tehran , Tehran , Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Afzali-Kusha","raw_affiliation_strings":["University of Tehran, Tehran, Iran","University of Tehran , Tehran , Iran"],"affiliations":[{"raw_affiliation_string":"University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"University of Tehran , Tehran , Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091212074","display_name":"Razi Seyyedi","orcid":null},"institutions":[{"id":"https://openalex.org/I135140700","display_name":"University of Bonn","ror":"https://ror.org/041nas322","country_code":"DE","type":"education","lineage":["https://openalex.org/I135140700"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Razi Seyyedi","raw_affiliation_strings":["University of Bonn, Bonn, Germany"],"affiliations":[{"raw_affiliation_string":"University of Bonn, Bonn, Germany","institution_ids":["https://openalex.org/I135140700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5005088811"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.82625426,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77987561,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"299","last_page":"304"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7856520414352417},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.6104716062545776},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6103915572166443},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6035359501838684},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.551606297492981},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5466426610946655},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5339896082878113},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5066891312599182},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.43724074959754944},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41903722286224365},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.40182626247406006},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33417683839797974},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3109464943408966},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.16491875052452087},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09470221400260925}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7856520414352417},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.6104716062545776},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6103915572166443},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6035359501838684},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.551606297492981},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5466426610946655},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5339896082878113},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5066891312599182},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.43724074959754944},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41903722286224365},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.40182626247406006},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33417683839797974},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3109464943408966},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.16491875052452087},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09470221400260925},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2483028.2483114","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1587386427","https://openalex.org/W1969565522","https://openalex.org/W1970755039","https://openalex.org/W2014919362","https://openalex.org/W2032583804","https://openalex.org/W2034867924","https://openalex.org/W2042783150","https://openalex.org/W2058283199","https://openalex.org/W2105874609","https://openalex.org/W2122572837","https://openalex.org/W2124276471","https://openalex.org/W2126039497","https://openalex.org/W2126810113","https://openalex.org/W2127988114","https://openalex.org/W2130662506","https://openalex.org/W2135407913","https://openalex.org/W2145952891","https://openalex.org/W2147623892","https://openalex.org/W2148538196","https://openalex.org/W2154941994","https://openalex.org/W2158161062","https://openalex.org/W2162018037","https://openalex.org/W2167756350","https://openalex.org/W2186446752","https://openalex.org/W2491447123","https://openalex.org/W2536956513","https://openalex.org/W4365799984"],"related_works":["https://openalex.org/W2082018612","https://openalex.org/W3208164369","https://openalex.org/W194404075","https://openalex.org/W744790032","https://openalex.org/W2024713617","https://openalex.org/W2058828191","https://openalex.org/W2760870732","https://openalex.org/W2774826444","https://openalex.org/W4319067052","https://openalex.org/W2951266691"],"abstract_inverted_index":{"Predicting":[0],"MOSFET":[1],"models":[2],"plays":[3],"a":[4,40],"pivotal":[5],"role":[6],"in":[7,31,74,112,142,155],"circuit":[8,33],"design":[9],"and":[10,84,97,109,160],"its":[11],"optimization.":[12],"Independent":[13],"Gate":[14],"FinFETs":[15,29],"(IGFinFET)":[16],"are":[17,23],"interesting":[18],"for":[19,42,127,139],"designers":[20],"as":[21],"they":[22],"more":[24],"flexible":[25],"than":[26],"Common":[27],"Multi-Gate":[28,50],"(CMGFinFET)":[30],"digital":[32],"design.":[34],"In":[35],"this":[36],"work,":[37],"we":[38,130,149],"implement":[39],"model":[41,47,56,120],"symmetrical":[43],"IGFinFET":[44],"using":[45,90],"CMGFinFET":[46],"based":[48,63],"on":[49,64,147],"Predictive":[51],"Technology":[52],"Model":[53],"(PTM-MG).":[54],"This":[55],"has":[57],"been":[58,88],"developed":[59],"from":[60],"TCAD":[61],"IGFinFET,":[62],"previously":[65],"published":[66],"experimental":[67],"results":[68,136],"of":[69,158],"CMG-FinFET.":[70],"Different":[71],"basic":[72],"gates":[73],"SG":[75],"(shorted":[76],"gate),":[77],"LP":[78],"(low":[79,82],"power),":[80],"IG":[81],"area),":[83],"IG/LP":[85,98],"modes":[86],"have":[87,123],"designed":[89],"the":[91,101,156,162],"implemented":[92],"model.":[93],"For":[94],"LP,":[95],"IG,":[96],"NAND":[99],"gates,":[100],"leakage":[102],"power":[103,164],"is":[104],"reduced":[105],"by":[106,165],"89%,":[107],"26%,":[108],"67%,":[110],"respectively":[111],"comparison":[113],"to":[114,153],"SG.":[115],"To":[116],"show":[117,137],"that":[118,138],"our":[119],"does":[121],"not":[122],"any":[124],"convergence":[125],"problem":[126],"large":[128],"circuits,":[129],"used":[131],"ISCAS'85":[132],"benchmark":[133],"suite.":[134],"The":[135],"independent":[140],"gate":[141],"high":[143],"performance":[144],"PTM-MG":[145],"library,":[146],"average":[148],"can":[150],"save":[151],"up":[152],"24%":[154],"number":[157],"transistors":[159],"lower":[161],"total":[163],"42%.":[166]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}