{"id":"https://openalex.org/W1993368380","doi":"https://doi.org/10.1145/2483028.2483097","title":"Performance/reliability trade-off in superscalar processors for aggressive NBTI restoration of functional units","display_name":"Performance/reliability trade-off in superscalar processors for aggressive NBTI restoration of functional units","publication_year":2013,"publication_date":"2013-05-02","ids":{"openalex":"https://openalex.org/W1993368380","doi":"https://doi.org/10.1145/2483028.2483097","mag":"1993368380"},"language":"en","primary_location":{"id":"doi:10.1145/2483028.2483097","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3445094","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051439444","display_name":"Simone Corbetta","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Simone Corbetta","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052803987","display_name":"William Fornaciari","orcid":"https://orcid.org/0000-0001-8294-730X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"William Fornaciari","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5051439444"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06619601,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"221","last_page":"226"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.749542772769928},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6808614134788513},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6406382322311401},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6044837236404419},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6002157926559448},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5548688173294067},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.545847475528717},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.4493482708930969},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.316944420337677},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2915376126766205},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.26586222648620605},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.23069629073143005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1848134696483612},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.172732412815094},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.116411954164505},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10189998149871826}],"concepts":[{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.749542772769928},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6808614134788513},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6406382322311401},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6044837236404419},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6002157926559448},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5548688173294067},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.545847475528717},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.4493482708930969},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.316944420337677},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2915376126766205},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26586222648620605},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23069629073143005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1848134696483612},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.172732412815094},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.116411954164505},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10189998149871826},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2483028.2483097","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/758958","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/758958","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:zenodo.org:3445094","is_oa":true,"landing_page_url":"https://zenodo.org/record/3445094","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3445094","is_oa":true,"landing_page_url":"https://zenodo.org/record/3445094","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"},"sustainable_development_goals":[{"score":0.550000011920929,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1686420892","https://openalex.org/W1991891926","https://openalex.org/W2028261441","https://openalex.org/W2061694835","https://openalex.org/W2068870507","https://openalex.org/W2085705957","https://openalex.org/W2086775835","https://openalex.org/W2098005539","https://openalex.org/W2102729267","https://openalex.org/W2103670614","https://openalex.org/W2103792078","https://openalex.org/W2105407012","https://openalex.org/W2105561360","https://openalex.org/W2128690714","https://openalex.org/W2134869654","https://openalex.org/W2142785051","https://openalex.org/W2153998895","https://openalex.org/W2158899676","https://openalex.org/W2170382128","https://openalex.org/W2170927643","https://openalex.org/W2548322003"],"related_works":["https://openalex.org/W2042399072","https://openalex.org/W2356166161","https://openalex.org/W3144620029","https://openalex.org/W2130533867","https://openalex.org/W2540018280","https://openalex.org/W2139082473","https://openalex.org/W2045163867","https://openalex.org/W2059502833","https://openalex.org/W2155131180","https://openalex.org/W2026040430"],"abstract_inverted_index":{"Negative-Bias":[0],"Temperature":[1],"Instability":[2],"has":[3,21,44],"become":[4],"a":[5,68,79,119],"serious":[6],"reliability":[7,81,94,115],"concern":[8],"in":[9,14,24,118],"modern":[10],"processors":[11],"design,":[12,84],"and":[13,27],"the":[15,32,40,61,90,98],"last":[16],"decade":[17],"many":[18],"research":[19],"effort":[20],"been":[22,45],"spent":[23],"developing":[25],"circuit-level":[26],"architecture-level":[28],"strategies":[29],"to":[30,47,60,88,97],"mitigate":[31],"induced":[33],"delay":[34],"variation":[35],"of":[36,78,93,122],"nanoscale":[37],"circuits.":[38],"At":[39],"architecture":[41],"level,":[42],"work":[43],"proposed":[46],"alleviate":[48],"this":[49],"by":[50],"appropriate":[51],"dynamic":[52],"instruction":[53],"schedulingntechniques.":[54],"However,":[55],"their":[56,65],"benefit":[57],"is":[58,86,103],"bounded":[59],"available":[62],"redundancy,":[63],"limiting":[64],"attractiveness":[66],"for":[67,105],"cost-effective":[69],"VLSI":[70],"solution.":[71],"This":[72],"paper":[73],"presents":[74],"an":[75],"in-depth":[76],"analysis":[77],"performance":[80,100,114],"trade-off":[82,116],"FSM":[83],"that":[85],"able":[87],"attain":[89],"desired":[91],"level":[92],"improvement":[95],"according":[96],"ILP":[99],"constraints.":[101],"Power-gating":[102],"used":[104],"aggressive":[106],"NBTI":[107],"restoration.":[108],"Extensive":[109],"experimental":[110],"results":[111],"show":[112],"several":[113],"examples":[117],"broad":[120],"range":[121],"application":[123],"scenarios.":[124]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}