{"id":"https://openalex.org/W2003092850","doi":"https://doi.org/10.1145/2483028.2483071","title":"LASER","display_name":"LASER","publication_year":2013,"publication_date":"2013-05-02","ids":{"openalex":"https://openalex.org/W2003092850","doi":"https://doi.org/10.1145/2483028.2483071","mag":"2003092850"},"language":"en","primary_location":{"id":"doi:10.1145/2483028.2483071","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038997887","display_name":"Yu-Ching Liao","orcid":"https://orcid.org/0000-0002-4575-6018"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yu-Ching Liao","raw_affiliation_strings":["National Central University, Taoyuan, Taiwan Roc","National Central University, Taoyuan, Taiwan Roc#TAB#"],"affiliations":[{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006232460","display_name":"Yen\u2010Lung Chen","orcid":"https://orcid.org/0000-0003-1580-9139"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Lung Chen","raw_affiliation_strings":["National Central University, Taoyuan, Taiwan Roc","National Central University, Taoyuan, Taiwan Roc#TAB#"],"affiliations":[{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023732617","display_name":"Xian-Ting Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Xian-Ting Cai","raw_affiliation_strings":["National Central University, Taoyuan, Taiwan Roc","National Central University, Taoyuan, Taiwan Roc#TAB#"],"affiliations":[{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052798292","display_name":"Chien\u2010Nan Jimmy Liu","orcid":"https://orcid.org/0000-0002-4907-898X"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Nan Liu","raw_affiliation_strings":["National Central University, Taoyuan, Taiwan Roc","National Central University, Taoyuan, Taiwan Roc#TAB#"],"affiliations":[{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002759497","display_name":"Tai\u2010Chen Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tai-Chen Chen","raw_affiliation_strings":["National Central University, Taoyuan, Taiwan Roc","National Central University, Taoyuan, Taiwan Roc#TAB#"],"affiliations":[{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc#TAB#","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5038997887"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":2.27219923,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.90342153,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"107","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.838747501373291},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.832446277141571},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.8020275831222534},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.6740860939025879},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6701279878616333},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6136376857757568},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5653784275054932},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.5011560916900635},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4967406392097473},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.4572538733482361},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.42190977931022644},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41350260376930237},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3613288998603821},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.30834662914276123},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.30744677782058716},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2459966242313385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2363612949848175},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10686945915222168},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.09034988284111023},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08119046688079834}],"concepts":[{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.838747501373291},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.832446277141571},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.8020275831222534},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.6740860939025879},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6701279878616333},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6136376857757568},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5653784275054932},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.5011560916900635},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4967406392097473},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.4572538733482361},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.42190977931022644},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41350260376930237},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3613288998603821},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30834662914276123},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.30744677782058716},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2459966242313385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2363612949848175},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10686945915222168},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.09034988284111023},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08119046688079834},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2483028.2483071","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2483028.2483071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1980984060","https://openalex.org/W1983136098","https://openalex.org/W1998752433","https://openalex.org/W2007513980","https://openalex.org/W2034646262","https://openalex.org/W2039300364","https://openalex.org/W2049191787","https://openalex.org/W2067870394","https://openalex.org/W2076974297","https://openalex.org/W2085456403","https://openalex.org/W2094042791","https://openalex.org/W2102676394","https://openalex.org/W2106476087","https://openalex.org/W2111776955","https://openalex.org/W2113341980","https://openalex.org/W2116989584","https://openalex.org/W2126996785","https://openalex.org/W2136848459","https://openalex.org/W2141019759","https://openalex.org/W2144133630","https://openalex.org/W2146519106","https://openalex.org/W2152293425","https://openalex.org/W2156995134","https://openalex.org/W2166282246","https://openalex.org/W2166359146"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W1605062719","https://openalex.org/W2376028644","https://openalex.org/W2044122268","https://openalex.org/W2162651506","https://openalex.org/W1565715208","https://openalex.org/W1964352816","https://openalex.org/W2102933388","https://openalex.org/W2583707817","https://openalex.org/W2304374807"],"abstract_inverted_index":{"In":[0,39,62],"modern":[1],"technology,":[2],"layout":[3,26,57,72,85,114],"effects":[4],"have":[5],"more":[6,8],"and":[7,25,71,141],"impacts":[9],"on":[10,82],"circuit":[11,23,76],"performance.":[12],"However,":[13],"most":[14],"of":[15],"the":[16,22,51,89,95,112,121,132,144],"existing":[17],"analog":[18,44,100,125],"automation":[19],"tools":[20],"consider":[21],"sizing":[24,70,77],"generation":[27],"in":[28,35,120,135],"two":[29],"separate":[30],"steps,":[31,73],"which":[32],"often":[33],"result":[34],"time-consuming":[36],"sizing-layout":[37],"iterations.":[38],"this":[40,124],"paper,":[41],"a":[42,59,66,74,83,106],"layout-aware":[43],"synthesis":[45,126],"tool":[46,127],"is":[47,79,102,128],"presented":[48],"to":[49,56,64,87,93,110,130],"generate":[50,111,131],"required":[52,133],"designs":[53],"from":[54,91],"specifications":[55,96],"through":[58],"user-friendly":[60],"GUI.":[61],"order":[63],"provide":[65],"strong":[67],"link":[68],"between":[69],"parasitic-aware":[75],"flow":[78],"proposed":[80],"based":[81],"flexible":[84],"template":[86],"prevent":[88],"performance":[90,146],"failing":[92],"meet":[94],"after":[97],"layout.":[98],"Routability-aware":[99],"placement":[101],"then":[103],"performed":[104],"with":[105,115,137,147],"simple":[107],"routing":[108],"algorithm":[109],"corresponding":[113],"minimized":[116],"cost.":[117],"As":[118],"demonstrated":[119],"experimental":[122],"results,":[123],"able":[129],"circuits":[134],"seconds":[136],"high":[138],"quality":[139],"layouts":[140],"effectively":[142],"guarantees":[143],"post-layout":[145],"less":[148],"over-design.":[149]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}