{"id":"https://openalex.org/W2068989126","doi":"https://doi.org/10.1145/2234336.2234342","title":"A new architecture for FPGA implementation of a MAC unit for digital signal processors using mixed number system","display_name":"A new architecture for FPGA implementation of a MAC unit for digital signal processors using mixed number system","publication_year":2012,"publication_date":"2012-05-31","ids":{"openalex":"https://openalex.org/W2068989126","doi":"https://doi.org/10.1145/2234336.2234342","mag":"2068989126"},"language":"en","primary_location":{"id":"doi:10.1145/2234336.2234342","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2234336.2234342","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101739672","display_name":"Aniruddha Ghosh","orcid":"https://orcid.org/0000-0001-8826-2643"},"institutions":[{"id":"https://openalex.org/I99601430","display_name":"Maulana Abul Kalam Azad University of Technology, West Bengal","ror":"https://ror.org/030tcae29","country_code":"IN","type":"education","lineage":["https://openalex.org/I99601430"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aniruddha Ghosh","raw_affiliation_strings":["West Bengal University of Technology, Salt Lake, Kolkata, India","West Bengal University of Technology, Salt Lake, Kolkata, India#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"West Bengal University of Technology, Salt Lake, Kolkata, India","institution_ids":["https://openalex.org/I99601430"]},{"raw_affiliation_string":"West Bengal University of Technology, Salt Lake, Kolkata, India#TAB#","institution_ids":["https://openalex.org/I99601430"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027057130","display_name":"Satrughna Singha","orcid":null},"institutions":[{"id":"https://openalex.org/I77501641","display_name":"University of Kalyani","ror":"https://ror.org/03v783k16","country_code":"IN","type":"education","lineage":["https://openalex.org/I77501641"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Satrughna Singha","raw_affiliation_strings":["JIS College of Engineering, Kalyani, Nadia, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"JIS College of Engineering, Kalyani, Nadia, West Bengal, India","institution_ids":["https://openalex.org/I77501641"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103229333","display_name":"Amitabha Sinha","orcid":"https://orcid.org/0000-0002-2179-209X"},"institutions":[{"id":"https://openalex.org/I99601430","display_name":"Maulana Abul Kalam Azad University of Technology, West Bengal","ror":"https://ror.org/030tcae29","country_code":"IN","type":"education","lineage":["https://openalex.org/I99601430"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amitabha Sinha","raw_affiliation_strings":["West Bengal University of Technology, Salt Lake, Kolkata, India","West Bengal University of Technology, Salt Lake, Kolkata, India#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"West Bengal University of Technology, Salt Lake, Kolkata, India","institution_ids":["https://openalex.org/I99601430"]},{"raw_affiliation_string":"West Bengal University of Technology, Salt Lake, Kolkata, India#TAB#","institution_ids":["https://openalex.org/I99601430"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7296,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.82102387,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"40","issue":"2","first_page":"33","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7840563058853149},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7241237163543701},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7061555981636047},{"id":"https://openalex.org/keywords/residue-number-system","display_name":"Residue number system","score":0.673319399356842},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5985759496688843},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5915775895118713},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5850205421447754},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5461758375167847},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5259073972702026},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5132186412811279},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49046704173088074},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4489551782608032},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4414921700954437},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4398425221443176},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.43069422245025635},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.4122385084629059},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2695809006690979},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25442901253700256},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15820065140724182},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.11888834834098816}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7840563058853149},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7241237163543701},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7061555981636047},{"id":"https://openalex.org/C71480937","wikidata":"https://www.wikidata.org/wiki/Q3086516","display_name":"Residue number system","level":2,"score":0.673319399356842},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5985759496688843},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5915775895118713},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5850205421447754},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5461758375167847},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5259073972702026},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5132186412811279},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49046704173088074},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4489551782608032},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4414921700954437},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4398425221443176},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.43069422245025635},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.4122385084629059},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2695809006690979},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25442901253700256},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15820065140724182},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.11888834834098816},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2234336.2234342","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2234336.2234342","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1535749512","https://openalex.org/W1535949902","https://openalex.org/W1562996865","https://openalex.org/W1573955341","https://openalex.org/W1678449713","https://openalex.org/W1885706698","https://openalex.org/W1964786590","https://openalex.org/W2049238057","https://openalex.org/W2090828754","https://openalex.org/W2093616902","https://openalex.org/W2113237612","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2028996897","https://openalex.org/W3158308434","https://openalex.org/W2775871829","https://openalex.org/W2182869718","https://openalex.org/W3170403192","https://openalex.org/W2972800926","https://openalex.org/W2165009686","https://openalex.org/W2277401073","https://openalex.org/W258554870","https://openalex.org/W2068989126"],"abstract_inverted_index":{"Execution":[0],"of":[1,42,45,73,96],"arithmetic":[2,75],"operations":[3],"at":[4],"very":[5],"high":[6],"speed":[7],"in":[8,15,84,147],"real":[9],"time":[10],"is":[11],"the":[12,81,94,144,164],"major":[13,91],"concern":[14],"digital":[16],"signal":[17,66],"processing":[18,67],"(DSP)":[19],"because":[20,41],"DSP":[21],"algorithms":[22],"are":[23,33,60,124,135,143],"computation":[24],"intensive.":[25],"In":[26,151],"recent":[27],"times,":[28],"Residue":[29],"Number":[30,53,167],"Systems":[31,54],"(RNS)":[32],"considered":[34],"as":[35],"alternative":[36],"to":[37,70,87,101,114,130,138],"binary":[38,86],"number":[39,58],"system":[40],"their":[43,71],"capabilities":[44,72],"performing":[46],"\"carry-free\"":[47],"addition":[48],"and":[49,93,108,127,132],"Multiplication.":[50],"Double":[51],"Base":[52],"(DBNS),":[55],"another":[56],"non-binary":[57],"systems":[59],"also":[61],"increasingly":[62],"becoming":[63],"attractive":[64],"for":[65],"applications":[68],"due":[69,100],"handling":[74],"operations,":[76],"particularly":[77],"multiplication":[78],"efficiently.":[79],"However,":[80],"complexity":[82],"involved":[83],"converting":[85],"DBNS":[88,109,131,133],"becomes":[89],"a":[90],"bottleneck":[92],"efficiency":[95],"performance":[97],"decreases":[98],"considerably":[99],"large":[102],"conversion":[103],"time.":[104],"So":[105],"RNS":[106,122,139],"Adder":[107],"Multiplier":[110],"can":[111,160],"be":[112,161],"used":[113],"implement":[115],"multiply":[116],"&amp;":[117],"accumulate":[118],"(MAC)":[119],"units.":[120],"Because":[121],"adders":[123],"less":[125],"complex":[126],"faster":[128],"compared":[129,137],"multipliers":[134],"efficient":[136],"multiplier.":[140],"MAC":[141,169],"units":[142,146],"key":[145],"Digital":[148],"Signal":[149],"Processors.":[150],"this":[152],"paper":[153],"we":[154],"have":[155],"shown":[156],"how":[157],"FIR":[158],"filter":[159],"implemented":[162],"using":[163],"proposed":[165],"\"Mixed":[166],"System":[168],"units\".":[170]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}
