{"id":"https://openalex.org/W2054702236","doi":"https://doi.org/10.1145/2228360.2228371","title":"A semiempirical model for wakeup time estimation in power-gated logic clusters","display_name":"A semiempirical model for wakeup time estimation in power-gated logic clusters","publication_year":2012,"publication_date":"2012-05-31","ids":{"openalex":"https://openalex.org/W2054702236","doi":"https://doi.org/10.1145/2228360.2228371","mag":"2054702236"},"language":"en","primary_location":{"id":"doi:10.1145/2228360.2228371","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2228360.2228371","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 49th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015706565","display_name":"Vivek D. Tovinakere","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Vivek D. Tovinakere","raw_affiliation_strings":["INRIA/IRISA, University of Rennes, Lannion, France","INRIA/IRISA, University of Rennes 1, 22300 Lannion, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA/IRISA, University of Rennes, Lannion, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802","https://openalex.org/I1326498283"]},{"raw_affiliation_string":"INRIA/IRISA, University of Rennes 1, 22300 Lannion, France","institution_ids":["https://openalex.org/I56067802","https://openalex.org/I2802519937"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012353019","display_name":"Olivier Sentieys","orcid":"https://orcid.org/0000-0003-4334-6418"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Sentieys","raw_affiliation_strings":["INRIA/IRISA, University of Rennes, Lannion, France","INRIA/IRISA, University of Rennes 1, 22300 Lannion, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA/IRISA, University of Rennes, Lannion, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802","https://openalex.org/I1326498283"]},{"raw_affiliation_string":"INRIA/IRISA, University of Rennes 1, 22300 Lannion, France","institution_ids":["https://openalex.org/I56067802","https://openalex.org/I2802519937"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053526033","display_name":"Steven Derrien","orcid":"https://orcid.org/0000-0002-6281-083X"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Steven Derrien","raw_affiliation_strings":["INRIA/IRISA, University of Rennes, Lannion, France","INRIA/IRISA, University of Rennes 1, 22300 Lannion, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA/IRISA, University of Rennes, Lannion, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802","https://openalex.org/I1326498283"]},{"raw_affiliation_string":"INRIA/IRISA, University of Rennes 1, 22300 Lannion, France","institution_ids":["https://openalex.org/I56067802","https://openalex.org/I2802519937"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015706565"],"corresponding_institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I2802519937","https://openalex.org/I56067802"],"apc_list":null,"apc_paid":null,"fwci":0.7494,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.74885929,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"48","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7014137506484985},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6909748315811157},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6806251406669617},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.673977792263031},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6378484964370728},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6172114014625549},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5377583503723145},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5275710821151733},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.4874696731567383},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.47622615098953247},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46767792105674744},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4550950229167938},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4284720718860626},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4204627275466919},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4110926389694214},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.36539745330810547},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33172816038131714},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.25799012184143066},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.23880597949028015},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1478019654750824},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12035977840423584},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11181387305259705}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7014137506484985},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6909748315811157},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6806251406669617},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.673977792263031},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6378484964370728},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6172114014625549},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5377583503723145},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5275710821151733},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.4874696731567383},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.47622615098953247},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46767792105674744},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4550950229167938},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4284720718860626},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4204627275466919},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4110926389694214},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.36539745330810547},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33172816038131714},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.25799012184143066},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.23880597949028015},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1478019654750824},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12035977840423584},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11181387305259705},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2228360.2228371","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2228360.2228371","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 49th Annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00752606v1","is_oa":false,"landing_page_url":"https://inria.hal.science/hal-00752606","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"The 49th Annual Design Automation Conference 2012, DAC '12, San Francisco, CA, USA, June 3-7, 2012, Jun 2012, San Fransisco, United States. pp.48-55","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W152792319","https://openalex.org/W653285986","https://openalex.org/W1661368752","https://openalex.org/W2046826624","https://openalex.org/W2103079441","https://openalex.org/W2107461427","https://openalex.org/W2128558836","https://openalex.org/W2131862714","https://openalex.org/W2138406631","https://openalex.org/W2156250437","https://openalex.org/W2158899676","https://openalex.org/W2159174887","https://openalex.org/W2161037304","https://openalex.org/W2162051978"],"related_works":["https://openalex.org/W2125647168","https://openalex.org/W2109343975","https://openalex.org/W2021918087","https://openalex.org/W2324305405","https://openalex.org/W2139542266","https://openalex.org/W2046826624","https://openalex.org/W574669072","https://openalex.org/W2169578282","https://openalex.org/W2962853679","https://openalex.org/W2128069289"],"abstract_inverted_index":{"Wakeup":[0],"time":[1,57,79,107],"is":[2,47,63],"an":[3,84],"important":[4],"overhead":[5],"that":[6,18,77],"must":[7],"be":[8,81],"determined":[9],"for":[10,23,34,53],"effective":[11],"power":[12,26],"gating,":[13],"particularly":[14],"in":[15,38,92,99,105],"logic":[16,61],"clusters":[17],"undergo":[19],"frequent":[20],"mode":[21],"transitions":[22],"run-time":[24],"leakage":[25],"reduction.":[27],"In":[28],"this":[29],"paper,":[30],"a":[31,50,59],"semiempirical":[32],"model":[33,71],"virtual":[35],"supply":[36],"voltage":[37],"terms":[39],"of":[40,43,55,58,67,69,87],"basic":[41],"parameters":[42],"the":[44,70],"power-gated":[45,60],"circuit":[46,100,112],"presented.":[48],"Hence":[49],"closed-form":[51],"expression":[52],"estimation":[54],"wakeup":[56,78],"cluster":[62],"derived.":[64],"Experimental":[65],"results":[66],"application":[68],"to":[72,109],"ISCAS85":[73],"benchmark":[74],"circuits":[75],"show":[76],"may":[80],"estimated":[82],"within":[83],"average":[85],"error":[86],"16.3%":[88],"across":[89],"22x":[90],"variation":[91,98],"sleep":[93],"transistor":[94],"sizes":[95,101],"and":[96],"13x":[97],"with":[102],"significant":[103],"speedup":[104],"computation":[106],"compared":[108],"SPICE":[110],"level":[111],"simulations.":[113]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-30T09:15:22.047038","created_date":"2025-10-10T00:00:00"}