{"id":"https://openalex.org/W2150319413","doi":"https://doi.org/10.1145/217474.217509","title":"Minimizing the routing cost during logic extraction","display_name":"Minimizing the routing cost during logic extraction","publication_year":1995,"publication_date":"1995-01-01","ids":{"openalex":"https://openalex.org/W2150319413","doi":"https://doi.org/10.1145/217474.217509","mag":"2150319413"},"language":"en","primary_location":{"id":"doi:10.1145/217474.217509","is_oa":false,"landing_page_url":"https://doi.org/10.1145/217474.217509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 32nd ACM/IEEE conference on Design automation conference  - DAC '95","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040354927","display_name":"Hirendu Vaishnav","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hirendu Vaishnav","raw_affiliation_strings":["Dept. of EE-Systems, Univ. of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Dept. of EE-Systems, Univ. of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Massoud Pedram","raw_affiliation_strings":["Dept. of EE-Systems, Univ. of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Dept. of EE-Systems, Univ. of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5040354927"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":1.0457,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.78613134,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"70","last_page":"75"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7022385597229004},{"id":"https://openalex.org/keywords/extraction","display_name":"Extraction (chemistry)","score":0.4868404269218445},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4658665657043457},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2573263645172119}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7022385597229004},{"id":"https://openalex.org/C4725764","wikidata":"https://www.wikidata.org/wiki/Q844704","display_name":"Extraction (chemistry)","level":2,"score":0.4868404269218445},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4658665657043457},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2573263645172119},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C43617362","wikidata":"https://www.wikidata.org/wiki/Q170050","display_name":"Chromatography","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/217474.217509","is_oa":false,"landing_page_url":"https://doi.org/10.1145/217474.217509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 32nd ACM/IEEE conference on Design automation conference  - DAC '95","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1533469848","https://openalex.org/W1984954427","https://openalex.org/W1992345681","https://openalex.org/W2003958683","https://openalex.org/W2060595167","https://openalex.org/W2093176534","https://openalex.org/W2107849962","https://openalex.org/W2119414586","https://openalex.org/W2150985898","https://openalex.org/W2152173554"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W1583271986","https://openalex.org/W2134263723","https://openalex.org/W2365493740","https://openalex.org/W2994416637","https://openalex.org/W2356045539","https://openalex.org/W2359300535","https://openalex.org/W2365767656","https://openalex.org/W2167413755"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"techniques":[3],"for":[4],"reducing":[5],"the":[6,18,28,37],"routing":[7,13,48],"cost":[8,14,32,41,49],"during":[9],"logic":[10],"extraction.":[11],"Two":[12],"functions":[15,50],"derived":[16],"from":[17],"global":[19],"structure":[20],"of":[21,30],"a":[22],"boolean":[23],"network":[24],"are":[25,51],"analyzed":[26],"and":[27,53],"effectiveness":[29],"each":[31],"function":[33],"is":[34],"compared":[35],"against":[36],"conventional":[38],"literal":[39],"savings":[40],"function.":[42],"Experimental":[43],"results":[44],"obtained":[45],"with":[46],"these":[47],"presented":[52],"discussed":[54],"in":[55],"detail.":[56]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}