{"id":"https://openalex.org/W1980984060","doi":"https://doi.org/10.1145/2160916.2160934","title":"Routability-driven placement algorithm for analog integrated circuits","display_name":"Routability-driven placement algorithm for analog integrated circuits","publication_year":2012,"publication_date":"2012-03-25","ids":{"openalex":"https://openalex.org/W1980984060","doi":"https://doi.org/10.1145/2160916.2160934","mag":"1980984060"},"language":"en","primary_location":{"id":"doi:10.1145/2160916.2160934","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2160916.2160934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069502289","display_name":"Cheng-Wu Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Cheng-Wu Lin","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan Roc","National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan Roc","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015063123","display_name":"Cheng-Chung Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Chung Lu","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan Roc","National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan Roc","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091146878","display_name":"Jai-Ming Lin","orcid":"https://orcid.org/0000-0001-8637-2144"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jai-Ming Lin","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan Roc","National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan Roc","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102009274","display_name":"Soon-Jyh Chang","orcid":"https://orcid.org/0000-0001-7578-9745"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Soon-Jyh Chang","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan Roc","National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan Roc","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5069502289"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":1.473,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.82935451,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"71","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.8242884874343872},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.8149651288986206},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.6889200806617737},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5875433087348938},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5493565797805786},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5379825830459595},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4877777695655823},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4608689248561859},{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.446919709444046},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4430202841758728},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4358213245868683},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42725294828414917},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.37322017550468445},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35452210903167725},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.33874183893203735},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.27867165207862854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2528918385505676},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2398676574230194},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2370855212211609},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19227954745292664},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1690864861011505},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12701138854026794}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.8242884874343872},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.8149651288986206},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.6889200806617737},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5875433087348938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5493565797805786},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5379825830459595},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4877777695655823},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4608689248561859},{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.446919709444046},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4430202841758728},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4358213245868683},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42725294828414917},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.37322017550468445},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35452210903167725},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.33874183893203735},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.27867165207862854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2528918385505676},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2398676574230194},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2370855212211609},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19227954745292664},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1690864861011505},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12701138854026794},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2160916.2160934","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2160916.2160934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1555778358","https://openalex.org/W1974278299","https://openalex.org/W2003837070","https://openalex.org/W2016160133","https://openalex.org/W2024060531","https://openalex.org/W2034646262","https://openalex.org/W2043503568","https://openalex.org/W2051611158","https://openalex.org/W2097799663","https://openalex.org/W2098505485","https://openalex.org/W2099265142","https://openalex.org/W2105010240","https://openalex.org/W2117754533","https://openalex.org/W2125831674","https://openalex.org/W2127708750","https://openalex.org/W2128871015","https://openalex.org/W2129043960","https://openalex.org/W2137890965","https://openalex.org/W2144473140","https://openalex.org/W2146875007","https://openalex.org/W2165288609","https://openalex.org/W2895284909","https://openalex.org/W3145854928","https://openalex.org/W6663249701","https://openalex.org/W6675144361","https://openalex.org/W6675602057"],"related_works":["https://openalex.org/W2156550631","https://openalex.org/W2000205915","https://openalex.org/W1563562883","https://openalex.org/W2185927297","https://openalex.org/W2376726667","https://openalex.org/W2155675690","https://openalex.org/W1571681534","https://openalex.org/W1964677779","https://openalex.org/W1980984060","https://openalex.org/W2391887037"],"abstract_inverted_index":{"To":[0,133],"obtain":[1],"good":[2],"layout":[3],"quality":[4],"and":[5,32,42,58,130,148],"reliability,":[6],"placement":[7,47,115,138,144,173,199],"is":[8,80,174],"a":[9,45,122,142],"very":[10],"important":[11],"stage":[12],"during":[13,61,114,177],"the":[14,62,72,163,168,178,195],"physical":[15],"design":[16],"of":[17,75,104,171],"analog":[18,30,76,100,125,172,186],"circuits.":[19],"Many":[20],"works":[21,96,106],"have":[22],"been":[23],"proposed":[24],"to":[25,35,39,55,69,82,145,161],"consider":[26,107],"topological":[27],"constraints":[28],"for":[29,89,99],"placement,":[31,101],"they":[33],"devote":[34],"generate":[36],"compact":[37,46,143],"placements":[38],"minimize":[40,146,190],"area":[41,74,149],"wirelength.":[43],"However,":[44],"may":[48],"induce":[49],"unwanted":[50],"routing":[51,63,85,155,191],"issues.":[52],"In":[53,117],"order":[54],"reduce":[56,134],"parasitics":[57],"cross-talk":[59],"effects":[60],"phase,":[64],"wires":[65],"are":[66,158],"preferred":[67],"not":[68],"pass":[70],"above":[71],"active":[73],"devices.":[77],"Therefore,":[78],"it":[79],"required":[81],"preserve":[83],"enough":[84],"spaces":[86],"between":[87],"devices":[88],"successful":[90],"routing.":[91],"Currently,":[92],"there":[93],"exists":[94],"limited":[95],"studying":[97],"routability":[98,164],"but":[102],"none":[103],"these":[105],"that":[108,184],"symmetry":[109,169,196],"property":[110,170,197],"must":[111],"be":[112],"maintained":[113],"expansion.":[116,200],"this":[118],"paper,":[119],"we":[120],"present":[121],"two-stage":[123],"routability-driven":[124],"placer":[126,187],"based":[127],"on":[128],"ASF-B*-tree":[129],"HB*-tree":[131],"representations.":[132],"running":[135],"time,":[136],"our":[137,185],"algorithm":[139],"first":[140],"generates":[141],"wirelength":[147],"without":[150,193],"considering":[151],"congestion":[152,156,192],"problem.":[153,165],"Then,":[154],"regions":[157],"expanded":[159],"locally":[160],"resolve":[162],"Most":[166],"importantly,":[167],"always":[175],"satisfied":[176],"expansion":[179],"process.":[180],"Experimental":[181],"results":[182],"show":[183],"can":[188],"effectively":[189],"violating":[194],"after":[198]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}