{"id":"https://openalex.org/W2013177217","doi":"https://doi.org/10.1145/2023607.2023617","title":"RISC-based moving threads multicore architecture","display_name":"RISC-based moving threads multicore architecture","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W2013177217","doi":"https://doi.org/10.1145/2023607.2023617","mag":"2013177217"},"language":"en","primary_location":{"id":"doi:10.1145/2023607.2023617","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2023607.2023617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 12th International Conference on Computer Systems and Technologies - CompSysTech '11","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019758940","display_name":"Jari-Matti M\u00e4kel\u00e4","orcid":"https://orcid.org/0000-0003-0024-9992"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Jari-Matti M\u00e4kel\u00e4","raw_affiliation_strings":["University of Turku, Finland","University of Turku,Finland"],"affiliations":[{"raw_affiliation_string":"University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"University of Turku,Finland","institution_ids":["https://openalex.org/I155660961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029023235","display_name":"Ville Lepp\u00e4nen","orcid":"https://orcid.org/0000-0001-5296-677X"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Ville Lepp\u00e4nen","raw_affiliation_strings":["University of Turku, Finland","University of Turku,Finland"],"affiliations":[{"raw_affiliation_string":"University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"University of Turku,Finland","institution_ids":["https://openalex.org/I155660961"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091679053","display_name":"Martti Forsell","orcid":"https://orcid.org/0000-0003-4865-8058"},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Martti Forsell","raw_affiliation_strings":["VTT, Oulu, Finland"],"affiliations":[{"raw_affiliation_string":"VTT, Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019758940"],"corresponding_institution_ids":["https://openalex.org/I155660961"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08246635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"51","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.822088897228241},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7673335075378418},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6165467500686646},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6006905436515808},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5690509080886841},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5517867207527161},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5120695233345032},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.45629218220710754},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4452477991580963},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4269493818283081},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4116729497909546},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41103214025497437},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3681168258190155},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3572803735733032},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.23098567128181458}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.822088897228241},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7673335075378418},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6165467500686646},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6006905436515808},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5690509080886841},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5517867207527161},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5120695233345032},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.45629218220710754},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4452477991580963},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4269493818283081},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4116729497909546},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41103214025497437},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3681168258190155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3572803735733032},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.23098567128181458},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2023607.2023617","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2023607.2023617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 12th International Conference on Computer Systems and Technologies - CompSysTech '11","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W186745032","https://openalex.org/W200536539","https://openalex.org/W1481186594","https://openalex.org/W1969008575","https://openalex.org/W1970709273","https://openalex.org/W1978680929","https://openalex.org/W1988805750","https://openalex.org/W2072163596","https://openalex.org/W2140017055","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W2128502296","https://openalex.org/W2993622674","https://openalex.org/W3173769229","https://openalex.org/W2160101196"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"describe":[4,67],"the":[5,26,49,68,79],"architectural":[6],"output":[7],"of":[8,25,81],"our":[9],"`Moving":[10],"threads":[11,46],"realization":[12],"study'":[13],"(MOTH)":[14],"project,":[15],"which":[16],"is":[17,61,75],"a":[18,33],"RISC-based":[19,83],"multicore":[20,70],"architecture":[21],"framework.":[22],"Each":[23],"fraction":[24],"memory":[27,54,59],"can":[28],"be":[29],"accesses":[30],"only":[31],"via":[32,36],"certain":[34],"core,":[35],"its":[37],"cache":[38],"memory.":[39],"This":[40],"approach":[41],"leads":[42],"to":[43,63],"moving":[44],"light-weight":[45],"but":[47,72],"at":[48],"same":[50],"time":[51],"provides":[52],"strong":[53],"coherences":[55],"as":[56],"no":[57],"main":[58],"location":[60],"replicated":[62],"several":[64],"caches.":[65],"We":[66],"overall":[69],"architecture,":[71],"special":[73],"emphasis":[74],"put":[76],"on":[77],"describing":[78],"functionality":[80],"individual":[82],"core.":[84]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}