{"id":"https://openalex.org/W1975185869","doi":"https://doi.org/10.1145/1973009.1973043","title":"Coupling latency-insensitivity with variable-latency for better than worst case design","display_name":"Coupling latency-insensitivity with variable-latency for better than worst case design","publication_year":2011,"publication_date":"2011-05-02","ids":{"openalex":"https://openalex.org/W1975185869","doi":"https://doi.org/10.1145/1973009.1973043","mag":"1975185869"},"language":"en","primary_location":{"id":"doi:10.1145/1973009.1973043","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036528695","display_name":"Mario R. Casu","orcid":"https://orcid.org/0000-0002-1026-0178"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mario R. Casu","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017601606","display_name":"Stefano Colazzo","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefano Colazzo","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086890914","display_name":"Paolo Mantovani","orcid":"https://orcid.org/0000-0002-1901-8732"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Mantovani","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.05606596,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"163","last_page":"168"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7118262052536011},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6420952081680298},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5743921995162964},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5088286995887756},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.44073206186294556},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42574024200439453},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33539465069770813},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3007012605667114},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16513019800186157},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1553923487663269},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08818739652633667}],"concepts":[{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7118262052536011},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6420952081680298},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5743921995162964},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5088286995887756},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.44073206186294556},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42574024200439453},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33539465069770813},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3007012605667114},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16513019800186157},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1553923487663269},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08818739652633667},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1973009.1973043","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life below water","score":0.6000000238418579,"id":"https://metadata.un.org/sdg/14"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2100720925","https://openalex.org/W2104105510","https://openalex.org/W2104262876","https://openalex.org/W2104677471","https://openalex.org/W2104869032","https://openalex.org/W2105782051","https://openalex.org/W2108915071","https://openalex.org/W2122543199","https://openalex.org/W2136103183","https://openalex.org/W2140839100","https://openalex.org/W2151802820","https://openalex.org/W2155118152","https://openalex.org/W2168543008"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W141820298","https://openalex.org/W2049584446","https://openalex.org/W2166666222","https://openalex.org/W2070694218","https://openalex.org/W2532822217"],"abstract_inverted_index":{"The":[0],"gap":[1],"between":[2],"worst":[3,32,56],"and":[4,36,77,80,118],"typical":[5,46],"case":[6,33,57],"delays":[7,34],"is":[8],"bound":[9],"to":[10,17,44,66,93,102],"increase":[11,103],"in":[12,20,88,110],"nanometer":[13],"scale":[14],"technologies":[15],"due":[16],"the":[18,45,61,104],"spread":[19],"process":[21],"manufacturing":[22],"parameters.":[23],"To":[24],"still":[25],"profit":[26],"from":[27],"scaling,":[28],"designs":[29],"should":[30],"tolerate":[31],"seamlessly":[35],"with":[37,42,87],"a":[38,50,67,89,94,111],"minimum":[39],"performance":[40],"degradation":[41],"respect":[43],"case.":[47],"We":[48],"present":[49],"simple":[51],"RISC":[52],"core":[53,105],"which":[54],"tolerates":[55],"extra":[58],"latency":[59],"using":[60],"Latency-Insensitive":[62],"Design":[63],"approach":[64],"coupled":[65],"Variable-Latency":[68],"mechanism.":[69],"Stalls":[70],"caused":[71],"by":[72,75,81,108],"excessive":[73],"delay,":[74],"data":[76],"control":[78],"hazards":[79],"late":[82],"memory":[83],"access":[84],"are":[85],"dealt":[86],"uniform":[90],"way.":[91],"Compared":[92],"pure":[95],"worst-case":[96],"approach,":[97],"our":[98],"design":[99],"method":[100],"permits":[101],"clock":[106],"frequency":[107],"23%":[109],"45":[112],"nm":[113],"CMOS":[114],"technology,":[115],"without":[116],"area":[117],"power":[119],"penalty.":[120]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}