{"id":"https://openalex.org/W2139739796","doi":"https://doi.org/10.1145/1950413.1950469","title":"Resolving implicit barrier synchronizations in FPGA HLS (abstract only)","display_name":"Resolving implicit barrier synchronizations in FPGA HLS (abstract only)","publication_year":2011,"publication_date":"2011-02-27","ids":{"openalex":"https://openalex.org/W2139739796","doi":"https://doi.org/10.1145/1950413.1950469","mag":"2139739796"},"language":"en","primary_location":{"id":"doi:10.1145/1950413.1950469","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950469","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016776689","display_name":"Jason Cong","orcid":"https://orcid.org/0000-0003-2887-6963"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Cong","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100458990","display_name":"Yi Zou","orcid":"https://orcid.org/0000-0002-4382-4670"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yi Zou","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"278","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8691854476928711},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.6511538624763489},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6496910452842712},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.540199339389801},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.524222731590271},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.45747825503349304},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.45543205738067627},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4073235094547272}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8691854476928711},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.6511538624763489},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6496910452842712},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.540199339389801},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.524222731590271},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.45747825503349304},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.45543205738067627},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4073235094547272},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1950413.1950469","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950469","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2166021916","https://openalex.org/W1903431847","https://openalex.org/W1994884893","https://openalex.org/W1839177134","https://openalex.org/W1580556151","https://openalex.org/W2144463068","https://openalex.org/W2185915791","https://openalex.org/W2004001588","https://openalex.org/W2084005807","https://openalex.org/W2135482679"],"abstract_inverted_index":{"Existing":[0],"C-to-FPGA":[1],"high-level":[2],"synthesis":[3],"(HLS)":[4],"tools":[5],"are":[6],"good":[7],"at":[8,17],"exploiting":[9,18],"instruction-level":[10],"and":[11,34,66,93,99,104],"loop-level":[12],"parallelism,":[13],"but":[14],"not":[15],"efficient":[16],"task-level":[19,39],"parallelism":[20,92],"(or":[21],"requires":[22],"extensive":[23],"manual":[24],"re-write).":[25],"In":[26],"this":[27],"paper,":[28],"we":[29],"present":[30],"an":[31,83],"automated":[32],"flow":[33,119],"architecture":[35,59],"template":[36,60],"to":[37,61,107],"map":[38],"data-model":[40],"(coarse-grain":[41],"task":[42,81],"graphs)":[43],"onto":[44],"FPGAs.":[45],"We":[46],"automatically":[47],"generate":[48],"multiple":[49],"communicating":[50],"FSMDs":[51],"(finite-state":[52],"machine":[53],"with":[54,127,133],"datapath)":[55],"based":[56],"on":[57],"the":[58,63,109,117,122,134],"manage":[62],"required":[64],"synchronization":[65],"communication.":[67],"The":[68],"key":[69],"architectural":[70],"components":[71],"in":[72],"our":[73],"approach":[74],"include":[75],"a":[76,90,100,138,144],"progress":[77],"table":[78],"that":[79,88],"traces":[80],"execution,":[82,116],"automatic":[84],"memory":[85,101,111],"duplication":[86],"scheme":[87,106],"enables":[89],"larger":[91],"provides":[94],"isolation":[95],"between":[96],"different":[97],"tasks,":[98],"lifetime":[102],"analysis":[103],"reuse":[105],"reduce":[108,121],"on-chip":[110],"consumption.":[112],"Through":[113],"data-flow":[114],"driven":[115],"presented":[118],"can":[120],"total":[123],"latency":[124],"by":[125,143],"30%,":[126],"moderate":[128],"area":[129],"overhead,":[130],"when":[131],"compared":[132],"RTL":[135],"implementation":[136],"using":[137],"single":[139],"hierarchical":[140],"FSMD":[141],"generated":[142],"state-of-art":[145],"HLS":[146],"tool.":[147]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}