{"id":"https://openalex.org/W1971491879","doi":"https://doi.org/10.1145/1947940.1947985","title":"Performance analysis of FPGA interconnect fabric for ultra-low power applications","display_name":"Performance analysis of FPGA interconnect fabric for ultra-low power applications","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W1971491879","doi":"https://doi.org/10.1145/1947940.1947985","mag":"1971491879"},"language":"en","primary_location":{"id":"doi:10.1145/1947940.1947985","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1947940.1947985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 International Conference on Communication, Computing & Security - ICCCS '11","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068036540","display_name":"S. D. Pable","orcid":null},"institutions":[{"id":"https://openalex.org/I171210897","display_name":"Aligarh Muslim University","ror":"https://ror.org/03kw9gc02","country_code":"IN","type":"education","lineage":["https://openalex.org/I171210897"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"S. D. Pable","raw_affiliation_strings":["Aligarh Muslim University, Aligarh, India","Aligarh Muslim University,Aligarh,India"],"affiliations":[{"raw_affiliation_string":"Aligarh Muslim University, Aligarh, India","institution_ids":["https://openalex.org/I171210897"]},{"raw_affiliation_string":"Aligarh Muslim University,Aligarh,India","institution_ids":["https://openalex.org/I171210897"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100602605","display_name":"Mohd. Hasan","orcid":"https://orcid.org/0000-0002-9067-867X"},"institutions":[{"id":"https://openalex.org/I171210897","display_name":"Aligarh Muslim University","ror":"https://ror.org/03kw9gc02","country_code":"IN","type":"education","lineage":["https://openalex.org/I171210897"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mohd. Hasan","raw_affiliation_strings":["Aligarh Muslim University, Aligarh, India","Aligarh Muslim University,Aligarh,India"],"affiliations":[{"raw_affiliation_string":"Aligarh Muslim University, Aligarh, India","institution_ids":["https://openalex.org/I171210897"]},{"raw_affiliation_string":"Aligarh Muslim University,Aligarh,India","institution_ids":["https://openalex.org/I171210897"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068036540"],"corresponding_institution_ids":["https://openalex.org/I171210897"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05040324,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"210","last_page":"210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7661159634590149},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7249643802642822},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6665107607841492},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6605184674263},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5374430418014526},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5223775506019592},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.48041439056396484},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.47508230805397034},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4538898766040802},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41088417172431946},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4046172499656677},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38309213519096375},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3624992370605469},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3198798894882202},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.22476336359977722},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08878278732299805},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08524304628372192}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7661159634590149},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7249643802642822},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6665107607841492},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6605184674263},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5374430418014526},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5223775506019592},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.48041439056396484},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.47508230805397034},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4538898766040802},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41088417172431946},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4046172499656677},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38309213519096375},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3624992370605469},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3198798894882202},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.22476336359977722},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08878278732299805},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08524304628372192},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1947940.1947985","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1947940.1947985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 International Conference on Communication, Computing & Security - ICCCS '11","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W1588280643","https://openalex.org/W1979372708","https://openalex.org/W2010635096","https://openalex.org/W2022698427","https://openalex.org/W2131249671","https://openalex.org/W2137663768","https://openalex.org/W2141248063","https://openalex.org/W2141519923","https://openalex.org/W2154204908","https://openalex.org/W2155827627","https://openalex.org/W2159448561","https://openalex.org/W2172161464","https://openalex.org/W2775120437","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338","https://openalex.org/W2020064877","https://openalex.org/W2056387586","https://openalex.org/W1515931217","https://openalex.org/W2545960595","https://openalex.org/W2167755006","https://openalex.org/W2044919502","https://openalex.org/W2104408907"],"abstract_inverted_index":{"Fabrication":[0],"cost":[1],"of":[2,36,62,66,79,86,101,112,114,122,135],"ASICs":[3,37],"is":[4,12,45,56,120],"increases":[5],"rapidly":[6],"for":[7,50,72],"deep":[8],"submicron":[9],"technology.":[10],"It":[11],"important":[13,47,57],"to":[14,19,58,68],"explore":[15],"the":[16,21,60,64,69,87,93,123,133],"different":[17],"techniques":[18],"reduce":[20],"FPGA":[22,51,67,81,115,136],"power":[23,44,75],"consumption":[24],"so":[25],"that":[26],"in":[27,34,38,52,99,104,110,150,158,163,174],"future":[28],"they":[29],"can":[30],"also":[31],"be":[32],"deploy":[33],"place":[35],"portable":[39],"energy":[40],"constrained":[41],"applications.":[42,76],"Since":[43],"an":[46,80],"design":[48,126],"constrain":[49],"nanometer":[53],"technology,":[54],"it":[55],"investigate":[59],"possibility":[61],"extending":[63],"use":[65],"subthreshold":[70,105,124],"region":[71,106],"ultra":[73],"low":[74],"Interconnect":[77],"fabric":[78,157],"consumes":[82],"a":[83],"large":[84],"amount":[85],"chip":[88],"power,":[89],"area":[90],"and":[91,147,171,180],"determines":[92],"overall":[94],"circuit":[95,125],"delay.":[96],"Exponential":[97],"increase":[98],"resistance":[100],"interconnects":[102],"driver":[103,182],"gives":[107],"huge":[108],"penalty":[109],"terms":[111],"speed":[113,119,175],"interconnect":[116,137,156,185],"fabric.":[117],"Improving":[118],"one":[121],"challenge.":[127],"In":[128],"particular,":[129],"this":[130],"paper":[131],"investigates":[132],"performance":[134],"resource":[138],"using":[139],"CMOS,":[140,178],"Carbon":[141],"Nano":[142],"Tube":[143],"Transistors":[144],"(CNFETs),":[145],"FinFET":[146],"operating":[148],"drivers":[149,160],"near":[151,164],"threshold":[152,165],"region.":[153],"The":[154],"proposed":[155],"which":[159],"are":[161],"operated":[162],"voltage":[166],"shows":[167],"3.6":[168],"X,":[169],"3X":[170],"1.25X":[172],"improvement":[173],"over":[176],"conv.":[177],"Opt-CNFET":[179],"FINFET":[181],"based":[183],"HEX":[184],"resource.":[186]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}