{"id":"https://openalex.org/W2106342588","doi":"https://doi.org/10.1145/1854273.1854314","title":"Handling the problems and opportunities posed by multiple on-chip memory controllers","display_name":"Handling the problems and opportunities posed by multiple on-chip memory controllers","publication_year":2010,"publication_date":"2010-09-11","ids":{"openalex":"https://openalex.org/W2106342588","doi":"https://doi.org/10.1145/1854273.1854314","mag":"2106342588"},"language":"en","primary_location":{"id":"doi:10.1145/1854273.1854314","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854273.1854314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012432339","display_name":"Manu Awasthi","orcid":"https://orcid.org/0000-0002-5616-9679"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Manu Awasthi","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA","[School of Computing, University of Utah, USA]"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"[School of Computing, University of Utah, USA]","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031781240","display_name":"David Nellans","orcid":"https://orcid.org/0000-0001-5203-8367"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David W. Nellans","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA","[School of Computing, University of Utah, USA]"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"[School of Computing, University of Utah, USA]","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029594032","display_name":"Kshitij Sudan","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kshitij Sudan","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA","[School of Computing, University of Utah, USA]"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"[School of Computing, University of Utah, USA]","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087056095","display_name":"Rajeev Balasubramonian","orcid":"https://orcid.org/0009-0009-4093-5904"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajeev Balasubramonian","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA","[School of Computing, University of Utah, USA]"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"[School of Computing, University of Utah, USA]","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109148949","display_name":"Al Davis","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Al Davis","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA","[School of Computing, University of Utah, USA]"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"[School of Computing, University of Utah, USA]","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5012432339"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":11.6142,"has_fulltext":false,"cited_by_count":133,"citation_normalized_percentile":{"value":0.98782075,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"319","last_page":"330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7586655616760254},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.7019709348678589},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6654149889945984},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6213136315345764},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.5902649760246277},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.575814425945282},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.5153955221176147},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5138881206512451},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5136792063713074},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5034028887748718},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48755425214767456},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4851256310939789},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.47499337792396545},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.46993952989578247},{"id":"https://openalex.org/keywords/gateway","display_name":"Gateway (web page)","score":0.43880656361579895},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3911844789981842},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.39072757959365845},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.36872684955596924},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16272616386413574},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11751878261566162}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7586655616760254},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.7019709348678589},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6654149889945984},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6213136315345764},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.5902649760246277},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.575814425945282},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.5153955221176147},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5138881206512451},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5136792063713074},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5034028887748718},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48755425214767456},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4851256310939789},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.47499337792396545},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.46993952989578247},{"id":"https://openalex.org/C2777710495","wikidata":"https://www.wikidata.org/wiki/Q5527195","display_name":"Gateway (web page)","level":2,"score":0.43880656361579895},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3911844789981842},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.39072757959365845},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.36872684955596924},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16272616386413574},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11751878261566162},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1854273.1854314","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854273.1854314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.169.5674","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.169.5674","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.utah.edu/%7Erajeev/pubs/pact10m.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":64,"referenced_works":["https://openalex.org/W1521048978","https://openalex.org/W1964316448","https://openalex.org/W1972227379","https://openalex.org/W2014809728","https://openalex.org/W2035794753","https://openalex.org/W2046349493","https://openalex.org/W2079746131","https://openalex.org/W2085830671","https://openalex.org/W2090776550","https://openalex.org/W2095314640","https://openalex.org/W2095957868","https://openalex.org/W2098040113","https://openalex.org/W2100384468","https://openalex.org/W2100787464","https://openalex.org/W2106449576","https://openalex.org/W2112300321","https://openalex.org/W2112605786","https://openalex.org/W2114609480","https://openalex.org/W2115172404","https://openalex.org/W2117324528","https://openalex.org/W2117866850","https://openalex.org/W2120635877","https://openalex.org/W2123306627","https://openalex.org/W2126372249","https://openalex.org/W2127497003","https://openalex.org/W2127795402","https://openalex.org/W2129513794","https://openalex.org/W2131413854","https://openalex.org/W2132260309","https://openalex.org/W2138488896","https://openalex.org/W2140455011","https://openalex.org/W2143515003","https://openalex.org/W2143823686","https://openalex.org/W2147541574","https://openalex.org/W2151233837","https://openalex.org/W2155371841","https://openalex.org/W2156672769","https://openalex.org/W2157134596","https://openalex.org/W2160428323","https://openalex.org/W2160609361","https://openalex.org/W2161364792","https://openalex.org/W2162838417","https://openalex.org/W2164988937","https://openalex.org/W2165160270","https://openalex.org/W2165284728","https://openalex.org/W2165697076","https://openalex.org/W2166874382","https://openalex.org/W2167290952","https://openalex.org/W2168006298","https://openalex.org/W2169875292","https://openalex.org/W2243416539","https://openalex.org/W2911669905","https://openalex.org/W3003701986","https://openalex.org/W3139689176","https://openalex.org/W3147501999","https://openalex.org/W3150685302","https://openalex.org/W4206109200","https://openalex.org/W4236010665","https://openalex.org/W4236312724","https://openalex.org/W4236382111","https://openalex.org/W4245173209","https://openalex.org/W4246479736","https://openalex.org/W4248800093","https://openalex.org/W4255387252"],"related_works":["https://openalex.org/W2057195881","https://openalex.org/W1569262345","https://openalex.org/W2138825797","https://openalex.org/W4243618206","https://openalex.org/W2069490402","https://openalex.org/W1993089791","https://openalex.org/W2051602492","https://openalex.org/W2047684617","https://openalex.org/W4287306385","https://openalex.org/W1976332993"],"abstract_inverted_index":{"Modern":[0],"processors":[1],"such":[2],"as":[3,89],"Tilera's":[4],"Tile64,":[5],"Intel's":[6,62],"Nehalem,":[7],"and":[8,34],"AMD's":[9,59],"Opteron":[10],"are":[11,67],"migrating":[12],"memory":[13,22,44,72,109],"controllers":[14],"(MCs)":[15],"on-chip,":[16],"while":[17],"maintaining":[18],"a":[19,35,93],"large,":[20],"flat":[21],"address":[23],"space.":[24],"This":[25],"trend":[26],"to":[27,42,46,58,70,82,92],"utilize":[28],"multiple":[29],"MC's":[30],"will":[31,39,87,102],"likely":[32],"continue":[33],"core":[36],"or":[37,53,61],"socket":[38],"consequently":[40],"need":[41],"route":[43],"requests":[45],"the":[47,78,90,97],"appropriate":[48],"MC":[49,86],"via":[50],"an":[51],"inter-":[52],"intra-socket":[54],"interconnect":[55],"fabric":[56],"similar":[57],"HyperTransport(TM),":[60],"Quick-Path":[63],"Interconnect(TM).":[64],"Such":[65],"systems":[66],"therefore":[68,103],"subject":[69],"non-uniform":[71],"access":[73,110],"(NUMA)":[74],"latencies":[75],"because":[76],"of":[77,96],"time":[79],"spent":[80],"traveling":[81],"remote":[83],"MCs.":[84],"Each":[85],"act":[88],"gateway":[91],"particular":[94],"piece":[95],"physical":[98],"memory.":[99],"Data":[100],"placement":[101],"become":[104],"increasingly":[105],"critical":[106],"in":[107],"minimizing":[108],"latencies.":[111]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":17},{"year":2015,"cited_by_count":22},{"year":2014,"cited_by_count":17},{"year":2013,"cited_by_count":20},{"year":2012,"cited_by_count":15}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}