{"id":"https://openalex.org/W2078690603","doi":"https://doi.org/10.1145/181014.181034","title":"SIMD instruction cache","display_name":"SIMD instruction cache","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W2078690603","doi":"https://doi.org/10.1145/181014.181034","mag":"2078690603"},"language":"en","primary_location":{"id":"doi:10.1145/181014.181034","is_oa":false,"landing_page_url":"https://doi.org/10.1145/181014.181034","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the sixth annual ACM symposium on Parallel algorithms and architectures  - SPAA '94","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011098914","display_name":"Todd Rockoff","orcid":null},"institutions":[{"id":"https://openalex.org/I169541294","display_name":"Flinders University","ror":"https://ror.org/01kpzv902","country_code":"AU","type":"education","lineage":["https://openalex.org/I169541294"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Todd E. Rockoff","raw_affiliation_strings":["Discipline of Computer Science, Flinders University, GPO Box 2100, Adelaide 5001 SA, AUSTRALIA"],"affiliations":[{"raw_affiliation_string":"Discipline of Computer Science, Flinders University, GPO Box 2100, Adelaide 5001 SA, AUSTRALIA","institution_ids":["https://openalex.org/I169541294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5011098914"],"corresponding_institution_ids":["https://openalex.org/I169541294"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.17369309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"75"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.868234395980835},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8514730930328369},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.8498177528381348},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7699912190437317},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6157994866371155},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.581737756729126},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5729038715362549},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.560900092124939},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5325872898101807},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5269007682800293},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5043781995773315},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40054646134376526},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3649968206882477},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16191619634628296},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.0923318862915039}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.868234395980835},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8514730930328369},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.8498177528381348},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7699912190437317},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6157994866371155},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.581737756729126},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5729038715362549},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.560900092124939},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5325872898101807},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5269007682800293},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5043781995773315},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40054646134376526},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3649968206882477},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16191619634628296},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0923318862915039}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/181014.181034","is_oa":false,"landing_page_url":"https://doi.org/10.1145/181014.181034","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the sixth annual ACM symposium on Parallel algorithms and architectures  - SPAA '94","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1517930737","https://openalex.org/W1575325778","https://openalex.org/W1967810725","https://openalex.org/W1979202120","https://openalex.org/W1993473329","https://openalex.org/W2086623476","https://openalex.org/W2087977509","https://openalex.org/W2094969361","https://openalex.org/W2103562768","https://openalex.org/W2107198528","https://openalex.org/W2120385708","https://openalex.org/W2126258136","https://openalex.org/W2153782001","https://openalex.org/W2545923503"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2126408955","https://openalex.org/W2363769136","https://openalex.org/W2115222420","https://openalex.org/W2114386333","https://openalex.org/W2734782074","https://openalex.org/W2148571123","https://openalex.org/W2098406302","https://openalex.org/W2396934146","https://openalex.org/W2369103246"],"abstract_inverted_index":{"SIMD":[0,17,25,87],"instruction":[1,12],"cache":[2],"(or":[3],"I-cache)":[4],"is":[5],"proposed":[6],"to":[7,78],"remedy":[8],"a":[9,42,53],"heretofore":[10],"un-compensated":[11],"delivery":[13],"rate":[14],"limitation":[15],"of":[16,24,36,48,56,93],"computers.":[18],"This":[19],"paper":[20],"introduces":[21],"the":[22,29,34,90],"concept":[23],"I-cache":[26,30,50,62],"and":[27],"sketches":[28],"design":[31],"space.":[32],"On":[33],"basis":[35],"throughput":[37,92],"using":[38],"chip":[39],"area":[40,66],"as":[41],"hardware":[43],"cost":[44],"constraint,":[45],"detailed":[46],"evaluations":[47],"simple":[49],"variants":[51,63],"for":[52,74,96],"diverse":[54],"set":[55],"sample":[57],"problems":[58,75],"are":[59],"presented.":[60],"Simple":[61],"occupy":[64],"negligible":[65],"in":[67],"chips":[68],"while":[69],"providing":[70],"significant":[71],"speedups,":[72],"even":[73],"ordinarily":[76],"thought":[77],"be":[79],"inherently":[80],"communication-bound.":[81],"These":[82],"results":[83],"suggest":[84],"that":[85],"I-cached":[86],"computers":[88],"exhibit":[89],"highest":[91],"any":[94],"multiprocessors":[95],"scalable":[97],"data-parallel":[98],"problems.":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}