{"id":"https://openalex.org/W3149658335","doi":"https://doi.org/10.1145/17356.17406","title":"Memory access buffering in multiprocessors","display_name":"Memory access buffering in multiprocessors","publication_year":1986,"publication_date":"1986-05-01","ids":{"openalex":"https://openalex.org/W3149658335","doi":"https://doi.org/10.1145/17356.17406","mag":"3149658335"},"language":"en","primary_location":{"id":"doi:10.1145/17356.17406","is_oa":true,"landing_page_url":"https://doi.org/10.1145/17356.17406","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/17356.17406","source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/17356.17406","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102931397","display_name":"Michel Dubois","orcid":"https://orcid.org/0000-0002-8302-2330"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Dubois","raw_affiliation_strings":["Computer Research Institute, University of Southern California, Los Angeles, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Research Institute, University of Southern California, Los Angeles, California","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046017047","display_name":"C. Scheurich","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Scheurich","raw_affiliation_strings":["Computer Research Institute, University of Southern California, Los Angeles, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Research Institute, University of Southern California, Los Angeles, California","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020889951","display_name":"Fay\u00e9 A. Briggs","orcid":null},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Briggs","raw_affiliation_strings":["Dept. of Electrical and Computer Eng., Rice University, Houston, Texas"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Eng., Rice University, Houston, Texas","institution_ids":["https://openalex.org/I74775410"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.8111,"has_fulltext":true,"cited_by_count":420,"citation_normalized_percentile":{"value":0.91442543,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"14","issue":"2","first_page":"434","last_page":"442"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8666321039199829},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6327724456787109},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.6291967034339905},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6097502112388611},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5331394672393799},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5329858660697937},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.5066376328468323},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4922010004520416},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.47083213925361633},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.4493749439716339},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.436825692653656},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4254198968410492},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3700713515281677},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3126620054244995},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.30515557527542114},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.30482321977615356},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2910340428352356}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8666321039199829},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6327724456787109},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.6291967034339905},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6097502112388611},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5331394672393799},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5329858660697937},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.5066376328468323},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4922010004520416},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.47083213925361633},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.4493749439716339},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.436825692653656},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4254198968410492},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3700713515281677},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3126620054244995},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.30515557527542114},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.30482321977615356},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2910340428352356}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/17356.17406","is_oa":true,"landing_page_url":"https://doi.org/10.1145/17356.17406","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/17356.17406","source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/17356.17406","is_oa":true,"landing_page_url":"https://doi.org/10.1145/17356.17406","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/17356.17406","source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3149658335.pdf","grobid_xml":"https://content.openalex.org/works/W3149658335.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1515454403","https://openalex.org/W1545792627","https://openalex.org/W1966265255","https://openalex.org/W2070573536","https://openalex.org/W2105435765","https://openalex.org/W2294693415","https://openalex.org/W3022430991","https://openalex.org/W3137220996","https://openalex.org/W4241826178"],"related_works":["https://openalex.org/W254684032","https://openalex.org/W4321458411","https://openalex.org/W2782503170","https://openalex.org/W1848192231","https://openalex.org/W2781952239","https://openalex.org/W2247651031","https://openalex.org/W3108993429","https://openalex.org/W2570594754","https://openalex.org/W4382407528","https://openalex.org/W3149658335"],"abstract_inverted_index":{"In":[0,62,139],"highly-pipelined":[1],"machines,":[2],"instructions":[3],"and":[4,8,14,27,86,146],"data":[5,120],"are":[6,37,49,68,107],"prefetched":[7],"buffered":[9],"in":[10,52,71,103,116,126,131,155],"both":[11],"the":[12,15,22,82,144,150,162,171,182],"processor":[13,41,58,84,111],"cache.":[16],"This":[17],"is":[18,167,178],"done":[19],"to":[20,28,39,56,80,88,170,180],"reduce":[21],"average":[23],"memory":[24,32,65,73,77,91,115,153,157],"access":[25,78],"latency":[26],"take":[29],"advantage":[30],"of":[31,152,165,173],"interleaving.":[33],"Lock-up":[34],"free":[35],"caches":[36],"designed":[38],"avoid":[40,57],"blocking":[42],"on":[43,60],"a":[44,53,63,113,127,132,135],"cache":[45],"miss.":[46],"Write":[47],"buffers":[48],"often":[50],"included":[51],"pipelined":[54],"machine":[55],"waiting":[59],"writes.":[61],"shared":[64,118,156],"multiprocessor,":[66],"there":[67],"more":[69],"advantages":[70],"buffering":[72,151,166],"requests,":[74],"since":[75],"each":[76,110],"has":[79,87,112],"traverse":[81],"memory-":[83],"interconnection":[85],"compete":[89],"with":[90,134,149],"requests":[92,154],"issued":[93],"by":[94],"different":[95],"processors.":[96],"Buffering,":[97],"however,":[98],"can":[99],"cause":[100],"logical":[101,163],"problems":[102,106,147],"multiprocessors.":[104,158],"These":[105],"aggravated":[108],"if":[109],"private":[114],"which":[117],"writable":[119],"may":[121],"be":[122],"present,":[123],"such":[124],"as":[125],"cache-based":[128],"system":[129,133],"or":[130],"distributed":[136],"global":[137],"memory.":[138],"this":[140],"paper,":[141],"we":[142],"analyze":[143],"benefits":[145],"associated":[148],"We":[159],"show":[160],"that":[161],"problem":[164,172],"directly":[168],"related":[169],"synchronization.":[174],"A":[175],"simple":[176],"model":[177],"presented":[179],"evaluate":[181],"performance":[183],"improvement":[184],"resulting":[185],"from":[186],"buffering.":[187]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":13},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":11}],"updated_date":"2026-07-18T07:39:51.176621","created_date":"2025-10-10T00:00:00"}