{"id":"https://openalex.org/W2028673353","doi":"https://doi.org/10.1145/1731740.1731752","title":"Micro-pipeline section for condition-controlled loop","display_name":"Micro-pipeline section for condition-controlled loop","publication_year":2009,"publication_date":"2009-06-18","ids":{"openalex":"https://openalex.org/W2028673353","doi":"https://doi.org/10.1145/1731740.1731752","mag":"2028673353"},"language":"en","primary_location":{"id":"doi:10.1145/1731740.1731752","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1731740.1731752","pdf_url":null,"source":{"id":"https://openalex.org/S4210222260","display_name":"Proceedings of the International Conference on Computer Systems and Technologies and Workshop for PhD Students in Computing","issn_l":"1313-8936","issn":["1313-8936","1313-9037"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Computer Systems and Technologies and Workshop for PhD Students in Computing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002317560","display_name":"Dimitar Tyanev","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Dimitar Tyanev","raw_affiliation_strings":[""],"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063860901","display_name":"Stamen Kolev","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stamen Kolev","raw_affiliation_strings":[""],"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008015784","display_name":"Dragomir Yanev","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dragomir Yanev","raw_affiliation_strings":[""],"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002317560"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.0446,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.96226415,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8154134750366211},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7192272543907166},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6583694219589233},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6105248928070068},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5857742428779602},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5832856297492981},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.485392689704895},{"id":"https://openalex.org/keywords/data-structure","display_name":"Data structure","score":0.47053393721580505},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.41956040263175964},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.35590869188308716},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.271348237991333},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1893846094608307},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.12778380513191223},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.10701340436935425},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09020102024078369},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08789074420928955},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07675006985664368}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8154134750366211},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7192272543907166},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6583694219589233},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6105248928070068},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5857742428779602},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5832856297492981},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.485392689704895},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.47053393721580505},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.41956040263175964},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.35590869188308716},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.271348237991333},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1893846094608307},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.12778380513191223},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.10701340436935425},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09020102024078369},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08789074420928955},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07675006985664368},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1731740.1731752","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1731740.1731752","pdf_url":null,"source":{"id":"https://openalex.org/S4210222260","display_name":"Proceedings of the International Conference on Computer Systems and Technologies and Workshop for PhD Students in Computing","issn_l":"1313-8936","issn":["1313-8936","1313-9037"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Computer Systems and Technologies and Workshop for PhD Students in Computing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W136905915","https://openalex.org/W2160776998","https://openalex.org/W2911581453"],"related_works":["https://openalex.org/W1948903516","https://openalex.org/W1993985975","https://openalex.org/W2146990170","https://openalex.org/W2187164010","https://openalex.org/W4312516786","https://openalex.org/W2085028021","https://openalex.org/W2138474603","https://openalex.org/W3094139610","https://openalex.org/W937897205","https://openalex.org/W2380707529"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,13,24],"novel":[4],"methodology":[5,80],"for":[6,32],"design":[7],"of":[8,15,22,41,73],"operational":[9],"computational":[10],"devices,":[11],"realizing":[12],"diversity":[14],"condition-controlled":[16],"loop":[17],"algorithmic":[18],"structures.":[19,90],"The":[20,79,91],"synthesis":[21,40],"such":[23],"structure":[25,63,75],"takes":[26],"in":[27,93,106],"count":[28],"just":[29],"the":[30,33,39,48,56,62],"necessary":[31],"computation":[34],"signal":[35],"changes,":[36],"which":[37],"makes":[38],"controlling":[42,50],"finite":[43],"state":[44],"machine":[45],"unnecessary.":[46],"Thus":[47],"resulting":[49],"circuit":[51],"is":[52],"tightly":[53],"coupled":[54],"with":[55,76],"logic":[57],"one.":[58],"In":[59],"this":[60],"sense":[61],"can":[64,70,81,103],"be":[65,71,82,104],"defined":[66],"as":[67,97,99],"self-controlling":[68],"and":[69],"part":[72],"micro-pipeline":[74],"certain":[77],"delay.":[78],"applied":[83],"when":[84],"designing":[85],"either":[86,94],"synchronous":[87],"or":[88],"asynchronous":[89],"structures":[92],"case":[95],"are":[96],"fast":[98],"possible":[100],"because":[101],"they":[102],"organized":[105],"pipeline":[107],"fashion.":[108]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}