{"id":"https://openalex.org/W2031970461","doi":"https://doi.org/10.1145/1568485.1568487","title":"A hybrid Nano/CMOS dynamically reconfigurable system\u2014Part II","display_name":"A hybrid Nano/CMOS dynamically reconfigurable system\u2014Part II","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2031970461","doi":"https://doi.org/10.1145/1568485.1568487","mag":"2031970461"},"language":"en","primary_location":{"id":"doi:10.1145/1568485.1568487","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1568485.1568487","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061515087","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0002-7622-6714"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Princeton University, Princeton, NJ"],"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niraj K. Jha","raw_affiliation_strings":["Princeton University, Princeton, NJ"],"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004722925","display_name":"Li Shang","orcid":"https://orcid.org/0000-0003-3944-7531"},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li Shang","raw_affiliation_strings":["University of Colorado, Boulder, CO","University of Colorado, Boulder, CO,"],"affiliations":[{"raw_affiliation_string":"University of Colorado, Boulder, CO","institution_ids":["https://openalex.org/I188538660"]},{"raw_affiliation_string":"University of Colorado, Boulder, CO,","institution_ids":["https://openalex.org/I188538660"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5061515087"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":0.8972,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.75990979,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"5","issue":"3","first_page":"1","last_page":"31"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6955460906028748},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6392833590507507},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5879578590393066},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5275114178657532},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5120423436164856},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5033618807792664},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49851536750793457},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4545747637748718},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.45399293303489685},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4448186457157135},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.42169904708862305},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.42011603713035583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4088088572025299},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3865368366241455},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09621959924697876}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6955460906028748},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6392833590507507},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5879578590393066},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5275114178657532},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5120423436164856},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5033618807792664},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49851536750793457},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4545747637748718},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.45399293303489685},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4448186457157135},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.42169904708862305},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.42011603713035583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4088088572025299},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3865368366241455},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09621959924697876},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1568485.1568487","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1568485.1568487","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-65453","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-65453","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2552711235","display_name":null,"funder_award_id":"CNS-0719936","funder_id":"https://openalex.org/F4320337388","funder_display_name":"Division of Computer and Network Systems"}],"funders":[{"id":"https://openalex.org/F4320337388","display_name":"Division of Computer and Network Systems","ror":"https://ror.org/02rdzmk74"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W2050111978","https://openalex.org/W2052067881","https://openalex.org/W2063782027","https://openalex.org/W2092333682","https://openalex.org/W2093842169","https://openalex.org/W2094806828","https://openalex.org/W2096356116","https://openalex.org/W2099986372","https://openalex.org/W2100045226","https://openalex.org/W2103214300","https://openalex.org/W2105715355","https://openalex.org/W2107051475","https://openalex.org/W2111756578","https://openalex.org/W2117675956","https://openalex.org/W2126997236","https://openalex.org/W2137249916","https://openalex.org/W2139399616","https://openalex.org/W2139637699","https://openalex.org/W2146669227","https://openalex.org/W2152476646","https://openalex.org/W2169437767","https://openalex.org/W2545348996","https://openalex.org/W6666660909"],"related_works":["https://openalex.org/W3013792460","https://openalex.org/W2462231960","https://openalex.org/W79431907","https://openalex.org/W2994343469","https://openalex.org/W1905312773","https://openalex.org/W2348845661","https://openalex.org/W2381638859","https://openalex.org/W3105918491","https://openalex.org/W1983660943","https://openalex.org/W2197466303"],"abstract_inverted_index":{"In":[0,95],"Part":[1,96,252],"I":[2,253],"of":[3,18,57,98,219,250,254],"this":[4,99,255],"work,":[5,100],"a":[6,38,79],"hybrid":[7],"nano/CMOS":[8],"reconfigurable":[9,20],"architecture,":[10],"called":[11,111],"NATURE,":[12,110],"was":[13],"described.":[14],"It":[15,163],"is":[16,186],"composed":[17],"CMOS":[19],"logic":[21,43,47,88,134,156,172,200],"and":[22,25,37,49,90,106,127,140,153,167,190,223,239,245],"interconnect":[23],"fabric,":[24],"nonvolatile":[26],"nano":[27],"on-chip":[28],"memory.":[29],"Through":[30],"its":[31],"support":[32],"for":[33,109,148,225],"cycle-by-cycle":[34],"runtime":[35,92],"reconfiguration":[36],"highly-efficient":[39],"computation":[40],"model,":[41],"temporal":[42,136,138,155,171],"folding,":[44,201],"NATURE":[45,67,132],"improves":[46],"density":[48],"area-delay":[50,179,210],"product":[51,180],"by":[52,158],"more":[53],"than":[54],"an":[55,103,114],"order":[56],"magnitude":[58],"compared":[59],"to":[60,144,188],"existing":[61],"CMOS-based":[62],"field-programmable":[63],"gate":[64],"arrays":[65],"(FPGAs).":[66],"can":[68,164,203,234],"be":[69],"fabricated":[70],"using":[71],"mainstream":[72],"photo-lithography":[73],"fabrication":[74],"techniques.":[75,162],"Thus,":[76],"it":[77],"offers":[78],"currently":[80],"commercially":[81],"feasible":[82],"architecture":[83],"with":[84],"high":[85],"performance,":[86],"superior":[87],"density,":[89],"excellent":[91],"design":[93,105,116,130,146,206],"flexibility.":[94],"II":[97],"we":[101],"present":[102,217],"integrated":[104],"optimization":[107,243],"flow":[108],"NanoMap.":[112],"Given":[113],"input":[115],"specified":[117],"in":[118,208,259],"register-transfer":[119],"level":[120],"(RTL)":[121],"and/or":[122],"gate-level":[123],"VHDL,":[124],"NanoMap":[125,151,202,233],"optimizes":[126],"implements":[128],"the":[129,169,220,248],"on":[131],"through":[133],"mapping,":[135],"clustering,":[137],"placement,":[139],"routing.":[141],"As":[142],"opposed":[143],"other":[145],"tools":[147],"traditional":[149],"FPGAs,":[150],"supports":[152],"leverages":[154],"folding":[157,173,196],"integrating":[159],"novel":[160],"mapping":[161,221],"automatically":[165],"explore":[166],"identify":[168],"best":[170],"configuration,":[174],"targeting":[175,241],"area,":[176],"delay":[177,240],"or":[178],"optimization.":[181],"A":[182],"force-directed":[183],"scheduling":[184],"technique":[185],"used":[187],"optimize":[189],"balance":[191],"resource":[192],"usage":[193],"across":[194],"different":[195,226,242],"cycles.":[197],"By":[198],"supporting":[199],"provide":[204],"significant":[205],"flexibility":[207],"performing":[209],"trade-offs":[211],"under":[212],"various":[213],"user-specified":[214],"constraints.":[215],"We":[216],"details":[218],"procedure":[222],"results":[224,230],"architectural":[227],"instances.":[228],"Experimental":[229],"demonstrate":[231],"that":[232],"judiciously":[235],"trade":[236],"off":[237],"area":[238],"goals,":[244],"effectively":[246],"exploit":[247],"advantages":[249],"NATURE.":[251],"work":[256],"will":[257],"appear":[258],"JETC":[260],"Vol.":[261],"5,":[262],"No.":[263],"4.":[264]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}