{"id":"https://openalex.org/W2137953999","doi":"https://doi.org/10.1145/1555754.1555814","title":"Simultaneous speculative threading","display_name":"Simultaneous speculative threading","publication_year":2009,"publication_date":"2009-06-20","ids":{"openalex":"https://openalex.org/W2137953999","doi":"https://doi.org/10.1145/1555754.1555814","mag":"2137953999"},"language":"en","primary_location":{"id":"doi:10.1145/1555754.1555814","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1555754.1555814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 36th annual international symposium on Computer architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057466049","display_name":"Shailender Chaudhry","orcid":"https://orcid.org/0009-0004-1852-1223"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Shailender Chaudhry","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008478066","display_name":"Robert Cypher","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Robert Cypher","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064478216","display_name":"Magnus Ekman","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Magnus Ekman","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085307908","display_name":"Martin Karlsson","orcid":"https://orcid.org/0000-0001-9354-096X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Martin Karlsson","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012361649","display_name":"Anders Landin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anders Landin","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059796519","display_name":"Sherman Yip","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sherman Yip","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075185447","display_name":"H\u00e5kan Zeffer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"H\u00e5kan Zeffer","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109180969","display_name":"Marc Tremblay","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marc Tremblay","raw_affiliation_strings":["Sun Microsystems, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Santa Clara, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5057466049"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":10.5528,"has_fulltext":false,"cited_by_count":69,"citation_normalized_percentile":{"value":0.98598915,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"484","last_page":"495"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8272643089294434},{"id":"https://openalex.org/keywords/speculative-multithreading","display_name":"Speculative multithreading","score":0.7746058702468872},{"id":"https://openalex.org/keywords/threading","display_name":"Threading (protein sequence)","score":0.7496435642242432},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.7308487296104431},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6680475473403931},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6642559766769409},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.6207947134971619},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4915061891078949},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.48593035340309143},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.48351290822029114},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.43357953429222107},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4215967059135437},{"id":"https://openalex.org/keywords/speculative-execution","display_name":"Speculative execution","score":0.4172705411911011},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.38732683658599854},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.34276488423347473},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11701563000679016}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8272643089294434},{"id":"https://openalex.org/C15296174","wikidata":"https://www.wikidata.org/wiki/Q7575343","display_name":"Speculative multithreading","level":4,"score":0.7746058702468872},{"id":"https://openalex.org/C200307862","wikidata":"https://www.wikidata.org/wiki/Q7797175","display_name":"Threading (protein sequence)","level":3,"score":0.7496435642242432},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.7308487296104431},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6680475473403931},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6642559766769409},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.6207947134971619},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4915061891078949},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.48593035340309143},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.48351290822029114},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.43357953429222107},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4215967059135437},{"id":"https://openalex.org/C141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","level":2,"score":0.4172705411911011},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.38732683658599854},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.34276488423347473},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11701563000679016},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C47701112","wikidata":"https://www.wikidata.org/wiki/Q735188","display_name":"Protein structure","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1555754.1555814","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1555754.1555814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 36th annual international symposium on Computer architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6299999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1517933564","https://openalex.org/W2005646196","https://openalex.org/W2014271889","https://openalex.org/W2019674193","https://openalex.org/W2022740893","https://openalex.org/W2029479717","https://openalex.org/W2042008201","https://openalex.org/W2066503894","https://openalex.org/W2094754158","https://openalex.org/W2107782879","https://openalex.org/W2108039095","https://openalex.org/W2110461774","https://openalex.org/W2113751407","https://openalex.org/W2114421447","https://openalex.org/W2118859527","https://openalex.org/W2118896605","https://openalex.org/W2120142006","https://openalex.org/W2120628323","https://openalex.org/W2123608497","https://openalex.org/W2136798749","https://openalex.org/W2138351227","https://openalex.org/W2149379863","https://openalex.org/W2155410188","https://openalex.org/W2161864047","https://openalex.org/W2170653240","https://openalex.org/W2296006986","https://openalex.org/W3014714929","https://openalex.org/W4232096869","https://openalex.org/W4239331546","https://openalex.org/W4244083566","https://openalex.org/W4244330651","https://openalex.org/W6676570769"],"related_works":["https://openalex.org/W2005952754","https://openalex.org/W2133071174","https://openalex.org/W2897302968","https://openalex.org/W2315862961","https://openalex.org/W2101113316","https://openalex.org/W2162340722","https://openalex.org/W2765149243","https://openalex.org/W2109706066","https://openalex.org/W4390946984","https://openalex.org/W2766483407"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"Simultaneous":[3],"Speculative":[4],"Threading":[5],"(SST),":[6],"which":[7,114],"is":[8,115,127],"a":[9,30,37],"technique":[10],"for":[11,18,72],"creating":[12],"high-performance":[13],"area-":[14],"and":[15,40,43,57,74,87,106,126],"power-efficient":[16],"cores":[17],"chip":[19],"multiprocessors.":[20],"SST":[21,62,94,121],"hardware":[22],"dynamically":[23],"extracts":[24],"two":[25],"threads":[26],"of":[27,36,47,53,92],"execution":[28],"from":[29],"single":[31],"sequential":[32],"program":[33],"(one":[34],"consisting":[35,46],"load":[38,55],"miss":[39],"its":[41],"dependents,":[42],"the":[44,48,54,70,116],"other":[45],"instructions":[49],"that":[50],"are":[51],"independent":[52],"miss)":[56],"executes":[58],"them":[59],"in":[60,133],"parallel.":[61],"uses":[63],"an":[64],"efficient":[65],"checkpointing":[66],"mechanism":[67],"to":[68,119,129],"eliminate":[69],"need":[71],"complex":[73],"power-inefficient":[75],"structures":[76],"such":[77],"as":[78],"register":[79],"renaming":[80],"logic,":[81],"reorder":[82],"buffers,":[83,86],"memory":[84],"disambiguation":[85],"large":[88],"issue":[89],"windows.":[90],"Simulations":[91],"certain":[93],"implementations":[95],"show":[96],"18%":[97],"better":[98],"per-thread":[99],"performance":[100],"on":[101],"commercial":[102],"benchmarks":[103],"than":[104],"larger":[105],"higher-powered":[107],"out-of-order":[108],"cores.":[109],"Sun":[110],"Microsystems'":[111],"ROCK":[112],"processor,":[113],"first":[117],"processor":[118],"use":[120],"cores,":[122],"has":[123],"been":[124],"implemented":[125],"scheduled":[128],"be":[130],"commercially":[131],"available":[132],"2009.":[134]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":17}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}