{"id":"https://openalex.org/W2078318714","doi":"https://doi.org/10.1145/1531743.1531768","title":"Improving performance of simple cores by exploiting loop-level parallelism through value prediction and reconfiguration","display_name":"Improving performance of simple cores by exploiting loop-level parallelism through value prediction and reconfiguration","publication_year":2009,"publication_date":"2009-05-18","ids":{"openalex":"https://openalex.org/W2078318714","doi":"https://doi.org/10.1145/1531743.1531768","mag":"2078318714"},"language":"en","primary_location":{"id":"doi:10.1145/1531743.1531768","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531743.1531768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th ACM conference on Computing frontiers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074941650","display_name":"Tameesh Suri","orcid":null},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tameesh Suri","raw_affiliation_strings":["State University of New York at Binghamton, Binghamton, NY, USA","State University of New York at Binghamton , Binghamton , NY , USA"],"affiliations":[{"raw_affiliation_string":"State University of New York at Binghamton, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]},{"raw_affiliation_string":"State University of New York at Binghamton , Binghamton , NY , USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032279752","display_name":"Aneesh Aggarwal","orcid":"https://orcid.org/0000-0002-2493-1956"},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aneesh Aggarwal","raw_affiliation_strings":["State University of New York at Binghamton, Binghamton, NY, USA","State University of New York at Binghamton , Binghamton , NY , USA"],"affiliations":[{"raw_affiliation_string":"State University of New York at Binghamton, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]},{"raw_affiliation_string":"State University of New York at Binghamton , Binghamton , NY , USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5074941650"],"corresponding_institution_ids":["https://openalex.org/I123946342"],"apc_list":null,"apc_paid":null,"fwci":0.7887,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72977849,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"151","last_page":"160"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8072148561477661},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7685139179229736},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7120407819747925},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6532632112503052},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6420121788978577},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6340068578720093},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5201773643493652},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5081672668457031},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.43791434168815613},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.4232128858566284},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.41235244274139404},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35295259952545166},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15470880270004272},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06943836808204651}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8072148561477661},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7685139179229736},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7120407819747925},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6532632112503052},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6420121788978577},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6340068578720093},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5201773643493652},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5081672668457031},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.43791434168815613},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.4232128858566284},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.41235244274139404},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35295259952545166},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15470880270004272},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06943836808204651},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1531743.1531768","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531743.1531768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th ACM conference on Computing frontiers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1686420892","https://openalex.org/W1971851724","https://openalex.org/W1974169079","https://openalex.org/W2000326015","https://openalex.org/W2005487922","https://openalex.org/W2028922196","https://openalex.org/W2032094184","https://openalex.org/W2051612220","https://openalex.org/W2054652902","https://openalex.org/W2075921636","https://openalex.org/W2094999871","https://openalex.org/W2096835686","https://openalex.org/W2098363613","https://openalex.org/W2099731629","https://openalex.org/W2102481695","https://openalex.org/W2112438883","https://openalex.org/W2114251233","https://openalex.org/W2117285153","https://openalex.org/W2123412205","https://openalex.org/W2136798749","https://openalex.org/W2138149471","https://openalex.org/W2140351961","https://openalex.org/W2141585116","https://openalex.org/W2142490124","https://openalex.org/W2144133815","https://openalex.org/W2145946269","https://openalex.org/W2148911285","https://openalex.org/W2151467224","https://openalex.org/W2155509874","https://openalex.org/W2157758640","https://openalex.org/W2158376101","https://openalex.org/W2161864047","https://openalex.org/W2168569016","https://openalex.org/W2169406908","https://openalex.org/W2296006986","https://openalex.org/W2535965777","https://openalex.org/W2544732887","https://openalex.org/W3141428879","https://openalex.org/W3146150975","https://openalex.org/W4232919122","https://openalex.org/W4250370106"],"related_works":["https://openalex.org/W2556282987","https://openalex.org/W1533508804","https://openalex.org/W1981002473","https://openalex.org/W2050923821","https://openalex.org/W2506885233","https://openalex.org/W1970370079","https://openalex.org/W2333680585","https://openalex.org/W2090160779","https://openalex.org/W2955328870","https://openalex.org/W2166713816"],"abstract_inverted_index":{"There":[0],"is":[1,42,88],"a":[2,51,71,121,128],"growing":[3],"trend":[4],"towards":[5],"designing":[6],"simpler":[7],"CPU":[8,40],"cores":[9,19,41,59],"that":[10,76,107],"have":[11],"considerable":[12],"area,":[13],"complexity,":[14],"and":[15,65],"power":[16],"advantages.":[17],"These":[18],"are":[20],"then":[21],"leveraged":[22],"in":[23,28,63],"large-scale":[24],"multicore":[25],"processors":[26],"or":[27],"SoCs":[29],"for":[30],"hand-held":[31],"devices.":[32],"The":[33,86],"most":[34],"significant":[35],"limitation":[36],"of":[37,57,102,117,124,131],"such":[38],"simple":[39,58],"their":[43],"lower":[44],"performance.":[45,85],"In":[46,67],"this":[47],"paper,":[48],"we":[49,69],"propose":[50],"technique":[52],"to":[53,80,90],"improve":[54],"the":[55,82,99,108,112],"performance":[56,113],"with":[60,93],"minimal":[61],"increase":[62,81],"complexity":[64],"area.":[66],"particular,":[68],"integrate":[70],"Reconfigurable":[72],"Hardware":[73],"Unit":[74],"(RHU)":[75],"exploits":[77],"loop-level":[78],"parallelism":[79],"core's":[83],"overall":[84],"RHU":[87],"reconfigured":[89],"execute":[91],"instructions":[92],"highly":[94],"predictable":[95],"operand":[96],"values":[97],"from":[98],"future":[100],"iterations":[101],"loops.":[103],"Our":[104],"experiments":[105],"show":[106],"proposed":[109],"architecture":[110],"improves":[111],"by":[114],"an":[115],"average":[116],"about":[118,133],"51%":[119],"across":[120],"wide":[122],"range":[123],"applications,":[125],"while":[126],"incurring":[127],"area":[129],"overhead":[130],"only":[132],"5.6%.":[134]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}